mirror of
https://github.com/openwrt/openwrt.git
synced 2024-12-28 17:48:58 +00:00
4b75394056
When starting/stopping DMA sometimes the FIFO state gets corrupted, leading to wildly fluctuating latencies or packet data corruption. Fix this by issuing a fast MAC reset as soon as the link is detected as up. Fixes #9689, #9405 SVN-Revision: 27896 |
||
---|---|---|
.. | ||
ag71xx_ar7240.c | ||
ag71xx_ar8216.c | ||
ag71xx_debugfs.c | ||
ag71xx_ethtool.c | ||
ag71xx_main.c | ||
ag71xx_mdio.c | ||
ag71xx_phy.c | ||
ag71xx.h | ||
Kconfig | ||
Makefile |