mirror of
https://github.com/openwrt/openwrt.git
synced 2024-12-27 09:12:39 +00:00
4070e2a64c
This target adds support for the StarFive JH7100 and JH7110 SoCs, based on 6.1, as well as a couple boards equipped with these. Specifications: SoCs: JH7100: - StarFive JH7100 dual-core RISC-V (U74, RC64GC) - additional monitoring (S7) and control (E24) cores - 2Mb L2 cache JH7110: - StarFive JH7110 quad-core RISC-V (U74, RV64GC) - additional monitoring (S7) and control (E24) cores - 2Mb L2 cache Boards: VisionFive1: - JH7100 @ 1GHz - Memory: 8Gb LPDDR4 - 4x USB3.0 - 1x GBit ethernet - AMPak 6236 wifi / bluetooth - audio - powered via USB-C VisionFive2: - JH7110 @ 1.5GHz - Memory: 2/4/8Gb DDR4 - 2x Gbit ethernet - 2x USB3.0 / 2x USB2.0 - eMMC / SDIO - various multimedia input/outputs (MIPI CSI, HDMI, audio) - M.2 key M slot - PoE support - powered via USB-C Installation: Standard SD-card installation via dd-ing the generated image to an SD-card of at least 256Mb. Signed-off-by: Zoltan HERPAI <wigyori@uid0.hu>
96 lines
2.7 KiB
Diff
96 lines
2.7 KiB
Diff
From fc157f3d411ac570e8261e4238c6e6aac74a6cc6 Mon Sep 17 00:00:00 2001
|
|
From: William Qiu <william.qiu@starfivetech.com>
|
|
Date: Wed, 15 Feb 2023 19:32:46 +0800
|
|
Subject: [PATCH 107/122] dt-bindings: mmc: Add StarFive MMC module
|
|
|
|
Add documentation to describe StarFive designware mobile storage
|
|
host controller driver.
|
|
|
|
Signed-off-by: William Qiu <william.qiu@starfivetech.com>
|
|
Reviewed-by: Krzysztof Kozlowski <krzysztof.kozlowski@linaro.org>
|
|
---
|
|
.../bindings/mmc/starfive,jh7110-mmc.yaml | 77 +++++++++++++++++++
|
|
1 file changed, 77 insertions(+)
|
|
create mode 100644 Documentation/devicetree/bindings/mmc/starfive,jh7110-mmc.yaml
|
|
|
|
--- /dev/null
|
|
+++ b/Documentation/devicetree/bindings/mmc/starfive,jh7110-mmc.yaml
|
|
@@ -0,0 +1,77 @@
|
|
+# SPDX-License-Identifier: GPL-2.0-only OR BSD-2-Clause
|
|
+%YAML 1.2
|
|
+---
|
|
+$id: http://devicetree.org/schemas/mmc/starfive,jh7110-mmc.yaml#
|
|
+$schema: http://devicetree.org/meta-schemas/core.yaml#
|
|
+
|
|
+title: StarFive Designware Mobile Storage Host Controller
|
|
+
|
|
+description:
|
|
+ StarFive uses the Synopsys designware mobile storage host controller
|
|
+ to interface a SoC with storage medium such as eMMC or SD/MMC cards.
|
|
+
|
|
+allOf:
|
|
+ - $ref: synopsys-dw-mshc-common.yaml#
|
|
+
|
|
+maintainers:
|
|
+ - William Qiu <william.qiu@starfivetech.com>
|
|
+
|
|
+properties:
|
|
+ compatible:
|
|
+ const: starfive,jh7110-mmc
|
|
+
|
|
+ reg:
|
|
+ maxItems: 1
|
|
+
|
|
+ clocks:
|
|
+ items:
|
|
+ - description: biu clock
|
|
+ - description: ciu clock
|
|
+
|
|
+ clock-names:
|
|
+ items:
|
|
+ - const: biu
|
|
+ - const: ciu
|
|
+
|
|
+ interrupts:
|
|
+ maxItems: 1
|
|
+
|
|
+ starfive,sysreg:
|
|
+ $ref: /schemas/types.yaml#/definitions/phandle-array
|
|
+ items:
|
|
+ - items:
|
|
+ - description: phandle to System Register Controller syscon node
|
|
+ - description: offset of SYS_SYSCONSAIF__SYSCFG register for MMC controller
|
|
+ - description: shift of SYS_SYSCONSAIF__SYSCFG register for MMC controller
|
|
+ - description: mask of SYS_SYSCONSAIF__SYSCFG register for MMC controller
|
|
+ description:
|
|
+ Should be four parameters, the phandle to System Register Controller
|
|
+ syscon node and the offset/shift/mask of SYS_SYSCONSAIF__SYSCFG register
|
|
+ for MMC controller.
|
|
+
|
|
+required:
|
|
+ - compatible
|
|
+ - reg
|
|
+ - clocks
|
|
+ - clock-names
|
|
+ - interrupts
|
|
+ - starfive,sysreg
|
|
+
|
|
+unevaluatedProperties: false
|
|
+
|
|
+examples:
|
|
+ - |
|
|
+ mmc@16010000 {
|
|
+ compatible = "starfive,jh7110-mmc";
|
|
+ reg = <0x16010000 0x10000>;
|
|
+ clocks = <&syscrg 91>,
|
|
+ <&syscrg 93>;
|
|
+ clock-names = "biu","ciu";
|
|
+ resets = <&syscrg 64>;
|
|
+ reset-names = "reset";
|
|
+ interrupts = <74>;
|
|
+ fifo-depth = <32>;
|
|
+ fifo-watermark-aligned;
|
|
+ data-addr = <0>;
|
|
+ starfive,sysreg = <&sys_syscon 0x14 0x1a 0x7c000000>;
|
|
+ };
|