mirror of
https://github.com/openwrt/openwrt.git
synced 2024-12-20 22:23:27 +00:00
e4ce3109f2
The node pinctrl0 is already set up in the SOC DTSI files, but defined again as member of pinctrl in most of the device DTS(I) files. This patch removes this redundancy for the entire ramips target. Signed-off-by: Adrian Schmutzler <freifunk@adrianschmutzler.de>
96 lines
1.7 KiB
Plaintext
96 lines
1.7 KiB
Plaintext
/dts-v1/;
|
|
|
|
#include "mt7628an_tplink_8m.dtsi"
|
|
|
|
#include <dt-bindings/gpio/gpio.h>
|
|
#include <dt-bindings/input/input.h>
|
|
|
|
/ {
|
|
compatible = "tplink,archer-c50-v3", "mediatek,mt7628an-soc";
|
|
model = "TP-Link Archer C50 v3";
|
|
|
|
aliases {
|
|
led-boot = &led_power;
|
|
led-failsafe = &led_power;
|
|
led-running = &led_power;
|
|
led-upgrade = &led_power;
|
|
};
|
|
|
|
keys {
|
|
compatible = "gpio-keys";
|
|
|
|
reset {
|
|
label = "reset";
|
|
gpios = <&gpio1 6 GPIO_ACTIVE_LOW>;
|
|
linux,code = <KEY_RESTART>;
|
|
};
|
|
|
|
rfkill {
|
|
label = "rfkill";
|
|
gpios = <&gpio0 5 GPIO_ACTIVE_LOW>;
|
|
linux,code = <KEY_RFKILL>;
|
|
};
|
|
};
|
|
|
|
leds {
|
|
compatible = "gpio-leds";
|
|
|
|
lan {
|
|
label = "archer-c50-v3:green:lan";
|
|
gpios = <&gpio1 9 GPIO_ACTIVE_LOW>;
|
|
};
|
|
|
|
led_power: power {
|
|
label = "archer-c50-v3:green:power";
|
|
gpios = <&gpio0 11 GPIO_ACTIVE_LOW>;
|
|
};
|
|
|
|
wan {
|
|
label = "archer-c50-v3:green:wan";
|
|
gpios = <&gpio1 7 GPIO_ACTIVE_LOW>;
|
|
};
|
|
|
|
wan_orange {
|
|
label = "archer-c50-v3:orange:wan";
|
|
gpios = <&gpio1 8 GPIO_ACTIVE_LOW>;
|
|
};
|
|
|
|
wlan {
|
|
label = "archer-c50-v3:green:wlan2g";
|
|
gpios = <&gpio1 12 GPIO_ACTIVE_LOW>;
|
|
};
|
|
|
|
wlan5 {
|
|
label = "archer-c50-v3:green:wlan5g";
|
|
gpios = <&gpio1 10 GPIO_ACTIVE_LOW>;
|
|
};
|
|
|
|
wps {
|
|
label = "archer-c50-v3:green:wps";
|
|
gpios = <&gpio1 11 GPIO_ACTIVE_LOW>;
|
|
};
|
|
};
|
|
};
|
|
|
|
&state_default {
|
|
gpio {
|
|
ralink,group = "i2c", "gpio", "p0led_an", "p1led_an", "p2led_an",
|
|
"p3led_an", "p4led_an", "wdt", "wled_an";
|
|
ralink,function = "gpio";
|
|
};
|
|
};
|
|
|
|
&pcie {
|
|
status = "okay";
|
|
};
|
|
|
|
&pcie0 {
|
|
mt76@0,0 {
|
|
reg = <0x0000 0 0 0 0>;
|
|
mediatek,mtd-eeprom = <&factory 0x28000>;
|
|
ieee80211-freq-limit = <5000000 6000000>;
|
|
mtd-mac-address = <&factory 0xf100>;
|
|
mtd-mac-address-increment = <(-1)>;
|
|
};
|
|
};
|