mirror of
https://github.com/openwrt/openwrt.git
synced 2024-12-21 06:33:41 +00:00
e3a1e78cd8
It compiles but *doesn't* boot so it isn't enabled yet. Signed-off-by: Rafał Miłecki <rafal@milecki.pl>
42 lines
1.1 KiB
Diff
42 lines
1.1 KiB
Diff
From 1b88c6ed26a1aa1d68d1661404e6e939709ff530 Mon Sep 17 00:00:00 2001
|
|
From: =?UTF-8?q?Rafa=C5=82=20Mi=C5=82ecki?= <rafal@milecki.pl>
|
|
Date: Thu, 10 Dec 2020 08:21:54 +0100
|
|
Subject: [PATCH 4/4] arm64: dts: broadcom: bcm4908: describe PCIe reset
|
|
controller
|
|
MIME-Version: 1.0
|
|
Content-Type: text/plain; charset=UTF-8
|
|
Content-Transfer-Encoding: 8bit
|
|
|
|
This reset controller is a single register in the Broadcom's MISC block.
|
|
|
|
Signed-off-by: Rafał Miłecki <rafal@milecki.pl>
|
|
Signed-off-by: Florian Fainelli <f.fainelli@gmail.com>
|
|
---
|
|
arch/arm64/boot/dts/broadcom/bcm4908/bcm4908.dtsi | 15 +++++++++++++++
|
|
1 file changed, 15 insertions(+)
|
|
|
|
--- a/arch/arm64/boot/dts/broadcom/bcm4908/bcm4908.dtsi
|
|
+++ b/arch/arm64/boot/dts/broadcom/bcm4908/bcm4908.dtsi
|
|
@@ -177,6 +177,21 @@
|
|
};
|
|
};
|
|
|
|
+ misc@2600 {
|
|
+ compatible = "brcm,misc", "simple-mfd";
|
|
+ reg = <0x2600 0xe4>;
|
|
+
|
|
+ #address-cells = <1>;
|
|
+ #size-cells = <1>;
|
|
+ ranges = <0x00 0x2600 0xe4>;
|
|
+
|
|
+ reset-controller@2644 {
|
|
+ compatible = "brcm,bcm4908-misc-pcie-reset";
|
|
+ reg = <0x44 0x04>;
|
|
+ #reset-cells = <1>;
|
|
+ };
|
|
+ };
|
|
+
|
|
reboot {
|
|
compatible = "syscon-reboot";
|
|
regmap = <&timer>;
|