mirror of
https://github.com/openwrt/openwrt.git
synced 2024-12-28 09:39:00 +00:00
466 lines
11 KiB
C
466 lines
11 KiB
C
/*
|
|
* This file is subject to the terms and conditions of the GNU General Public
|
|
* License. See the file "COPYING" in the main directory of this archive
|
|
* for more details.
|
|
*
|
|
* Copyright (C) 2003 Atheros Communications, Inc., All Rights Reserved.
|
|
* Copyright (C) 2006 FON Technology, SL.
|
|
* Copyright (C) 2006 Imre Kaloz <kaloz@openwrt.org>
|
|
* Copyright (C) 2006 Felix Fietkau <nbd@openwrt.org>
|
|
*/
|
|
|
|
/*
|
|
* Platform devices for Atheros SoCs
|
|
*/
|
|
|
|
#include <linux/autoconf.h>
|
|
#include <linux/init.h>
|
|
#include <linux/module.h>
|
|
#include <linux/types.h>
|
|
#include <linux/string.h>
|
|
#include <linux/mtd/physmap.h>
|
|
#include <linux/platform_device.h>
|
|
#include <linux/kernel.h>
|
|
#include <linux/reboot.h>
|
|
#include <asm/bootinfo.h>
|
|
#include <asm/reboot.h>
|
|
#include <asm/time.h>
|
|
#include <asm/irq.h>
|
|
#include <asm/io.h>
|
|
#include "ar531x.h"
|
|
|
|
|
|
|
|
static struct platform_device *ar5312_devs[5];
|
|
|
|
static struct resource ar5312_eth0_res[] = {
|
|
{
|
|
.name = "eth_membase",
|
|
.flags = IORESOURCE_MEM,
|
|
.start = KSEG1ADDR(AR531X_ENET0),
|
|
.end = KSEG1ADDR(AR531X_ENET0 + 0x2000),
|
|
},
|
|
{
|
|
.name = "eth_irq",
|
|
.flags = IORESOURCE_IRQ,
|
|
.start = AR5312_IRQ_ENET0_INTRS,
|
|
.end = AR5312_IRQ_ENET0_INTRS,
|
|
},
|
|
};
|
|
|
|
|
|
static struct resource ar5312_eth1_res[] = {
|
|
{
|
|
.name = "eth_membase",
|
|
.flags = IORESOURCE_MEM,
|
|
.start = KSEG1ADDR(AR531X_ENET1),
|
|
.end = KSEG1ADDR(AR531X_ENET1 + 0x2000),
|
|
},
|
|
{
|
|
.name = "eth_irq",
|
|
.flags = IORESOURCE_IRQ,
|
|
.start = AR5312_IRQ_ENET1_INTRS,
|
|
.end = AR5312_IRQ_ENET1_INTRS,
|
|
},
|
|
};
|
|
|
|
|
|
static struct ar531x_eth ar5312_eth0_data = {
|
|
.phy = 0x1f,
|
|
.mac = 0,
|
|
.reset_base = AR531X_RESET,
|
|
.reset_mac = AR531X_RESET_ENET0,
|
|
.reset_phy = AR531X_RESET_EPHY0,
|
|
};
|
|
|
|
static struct ar531x_eth ar5312_eth1_data = {
|
|
.phy = 0,
|
|
.mac = 1,
|
|
.reset_base = AR531X_RESET,
|
|
.reset_mac = AR531X_RESET_ENET1,
|
|
.reset_phy = AR531X_RESET_EPHY1,
|
|
};
|
|
|
|
static struct platform_device ar5312_eth[] = {
|
|
{
|
|
.id = 0,
|
|
.name = "ar531x-eth",
|
|
.dev.platform_data = &ar5312_eth0_data,
|
|
.resource = ar5312_eth0_res,
|
|
.num_resources = ARRAY_SIZE(ar5312_eth0_res)
|
|
},
|
|
{
|
|
.id = 1,
|
|
.name = "ar531x-eth",
|
|
.dev.platform_data = &ar5312_eth1_data,
|
|
.resource = ar5312_eth1_res,
|
|
.num_resources = ARRAY_SIZE(ar5312_eth1_res)
|
|
},
|
|
};
|
|
|
|
static struct platform_device ar5312_wmac[] = {
|
|
{
|
|
.id = 0,
|
|
.name = "ar531x-wmac",
|
|
},
|
|
{
|
|
.id = 1,
|
|
.name = "ar531x-wmac",
|
|
},
|
|
};
|
|
|
|
|
|
static struct physmap_flash_data ar5312_flash_data = {
|
|
.width = 2,
|
|
};
|
|
|
|
static struct resource ar5312_flash_resource = {
|
|
.start = AR531X_FLASH,
|
|
.end = AR531X_FLASH + 0x400000 - 1,
|
|
.flags = IORESOURCE_MEM,
|
|
};
|
|
|
|
static struct platform_device ar5312_physmap_flash = {
|
|
.name = "physmap-flash",
|
|
.id = 0,
|
|
.dev = {
|
|
.platform_data = &ar5312_flash_data,
|
|
},
|
|
.num_resources = 1,
|
|
.resource = &ar5312_flash_resource,
|
|
};
|
|
|
|
|
|
/*
|
|
* NB: This mapping size is larger than the actual flash size,
|
|
* but this shouldn't be a problem here, because the flash
|
|
* will simply be mapped multiple times.
|
|
*/
|
|
static char __init *ar5312_flash_limit(void)
|
|
{
|
|
u32 ctl;
|
|
/* Configure flash bank 0 */
|
|
ctl = FLASHCTL_E |
|
|
FLASHCTL_AC_8M |
|
|
FLASHCTL_RBLE |
|
|
(0x01 << FLASHCTL_IDCY_S) |
|
|
(0x07 << FLASHCTL_WST1_S) |
|
|
(0x07 << FLASHCTL_WST2_S) |
|
|
(sysRegRead(AR531X_FLASHCTL0) & FLASHCTL_MW);
|
|
|
|
sysRegWrite(AR531X_FLASHCTL0, ctl);
|
|
|
|
/* Disable other flash banks */
|
|
sysRegWrite(AR531X_FLASHCTL1,
|
|
sysRegRead(AR531X_FLASHCTL1) & ~(FLASHCTL_E | FLASHCTL_AC));
|
|
|
|
sysRegWrite(AR531X_FLASHCTL2,
|
|
sysRegRead(AR531X_FLASHCTL2) & ~(FLASHCTL_E | FLASHCTL_AC));
|
|
|
|
return (char *) KSEG1ADDR(AR531X_FLASH + 0x400000);
|
|
}
|
|
|
|
static struct ar531x_config __init *init_wmac(int unit)
|
|
{
|
|
struct ar531x_config *config;
|
|
|
|
config = (struct ar531x_config *) kzalloc(sizeof(struct ar531x_config), GFP_KERNEL);
|
|
config->board = board_config;
|
|
config->radio = radio_config;
|
|
config->unit = unit;
|
|
config->tag = (u_int16_t) ((sysRegRead(AR531X_REV) >> AR531X_REV_WMAC_MIN_S) & AR531X_REV_CHIP);
|
|
|
|
return config;
|
|
}
|
|
|
|
int __init ar5312_init_devices(void)
|
|
{
|
|
char *radio;
|
|
int dev = 0;
|
|
|
|
if (mips_machtype != MACH_ATHEROS_AR5312)
|
|
return 0;
|
|
|
|
ar531x_find_config(ar5312_flash_limit());
|
|
ar5312_eth0_data.board_config = board_config;
|
|
ar5312_eth1_data.board_config = board_config;
|
|
ar5312_devs[dev++] = &ar5312_physmap_flash;
|
|
ar5312_devs[dev++] = &ar5312_eth[0];
|
|
ar5312_devs[dev++] = &ar5312_eth[1];
|
|
|
|
radio = radio_config + AR531X_RADIO_MASK_OFF;
|
|
if (*((u32 *) radio) & AR531X_RADIO0_MASK) {
|
|
ar5312_wmac[0].dev.platform_data = init_wmac(0);
|
|
ar5312_devs[dev++] = &ar5312_wmac[0];
|
|
}
|
|
if (*((u32 *) radio) & AR531X_RADIO1_MASK) {
|
|
ar5312_wmac[1].dev.platform_data = init_wmac(1);
|
|
ar5312_devs[dev++] = &ar5312_wmac[1];
|
|
}
|
|
|
|
return platform_add_devices(ar5312_devs, dev);
|
|
}
|
|
|
|
|
|
/*
|
|
* Called when an interrupt is received, this function
|
|
* determines exactly which interrupt it was, and it
|
|
* invokes the appropriate handler.
|
|
*
|
|
* Implicitly, we also define interrupt priority by
|
|
* choosing which to dispatch first.
|
|
*/
|
|
asmlinkage void ar5312_irq_dispatch(void)
|
|
{
|
|
int pending = read_c0_status() & read_c0_cause();
|
|
|
|
if (pending & CAUSEF_IP2)
|
|
do_IRQ(AR5312_IRQ_WLAN0_INTRS);
|
|
else if (pending & CAUSEF_IP3)
|
|
do_IRQ(AR5312_IRQ_ENET0_INTRS);
|
|
else if (pending & CAUSEF_IP4)
|
|
do_IRQ(AR5312_IRQ_ENET1_INTRS);
|
|
else if (pending & CAUSEF_IP5)
|
|
do_IRQ(AR5312_IRQ_WLAN1_INTRS);
|
|
else if (pending & CAUSEF_IP6) {
|
|
unsigned int ar531x_misc_intrs = sysRegRead(AR531X_ISR) & sysRegRead(AR531X_IMR);
|
|
|
|
if (ar531x_misc_intrs & AR531X_ISR_TIMER) {
|
|
do_IRQ(AR531X_MISC_IRQ_TIMER);
|
|
(void)sysRegRead(AR531X_TIMER);
|
|
} else if (ar531x_misc_intrs & AR531X_ISR_AHBPROC)
|
|
do_IRQ(AR531X_MISC_IRQ_AHB_PROC);
|
|
else if ((ar531x_misc_intrs & AR531X_ISR_UART0))
|
|
do_IRQ(AR531X_MISC_IRQ_UART0);
|
|
else if (ar531x_misc_intrs & AR531X_ISR_WD)
|
|
do_IRQ(AR531X_MISC_IRQ_WATCHDOG);
|
|
else
|
|
do_IRQ(AR531X_MISC_IRQ_NONE);
|
|
} else if (pending & CAUSEF_IP7) {
|
|
do_IRQ(AR531X_IRQ_CPU_CLOCK);
|
|
}
|
|
else
|
|
do_IRQ(AR531X_IRQ_NONE);
|
|
}
|
|
|
|
static void ar5312_halt(void)
|
|
{
|
|
while (1);
|
|
}
|
|
|
|
static void ar5312_power_off(void)
|
|
{
|
|
ar5312_halt();
|
|
}
|
|
|
|
|
|
static void ar5312_restart(char *command)
|
|
{
|
|
/* reset the system */
|
|
for(;;) sysRegWrite(AR531X_RESET, AR531X_RESET_SYSTEM);
|
|
}
|
|
|
|
|
|
/*
|
|
* This table is indexed by bits 5..4 of the CLOCKCTL1 register
|
|
* to determine the predevisor value.
|
|
*/
|
|
static int __initdata CLOCKCTL1_PREDIVIDE_TABLE[4] = {
|
|
1,
|
|
2,
|
|
4,
|
|
5
|
|
};
|
|
|
|
|
|
static unsigned int __init ar5312_cpu_frequency(void)
|
|
{
|
|
unsigned int result;
|
|
unsigned int predivide_mask, predivide_shift;
|
|
unsigned int multiplier_mask, multiplier_shift;
|
|
unsigned int clockCtl1, preDivideSelect, preDivisor, multiplier;
|
|
unsigned int doubler_mask;
|
|
unsigned int wisoc_revision;
|
|
|
|
/* Trust the bootrom's idea of cpu frequency. */
|
|
if ((result = sysRegRead(AR5312_SCRATCH)))
|
|
return result;
|
|
|
|
wisoc_revision = (sysRegRead(AR531X_REV) & AR531X_REV_MAJ) >> AR531X_REV_MAJ_S;
|
|
if (wisoc_revision == AR531X_REV_MAJ_AR2313) {
|
|
predivide_mask = AR2313_CLOCKCTL1_PREDIVIDE_MASK;
|
|
predivide_shift = AR2313_CLOCKCTL1_PREDIVIDE_SHIFT;
|
|
multiplier_mask = AR2313_CLOCKCTL1_MULTIPLIER_MASK;
|
|
multiplier_shift = AR2313_CLOCKCTL1_MULTIPLIER_SHIFT;
|
|
doubler_mask = AR2313_CLOCKCTL1_DOUBLER_MASK;
|
|
} else { /* AR5312 and AR2312 */
|
|
predivide_mask = AR5312_CLOCKCTL1_PREDIVIDE_MASK;
|
|
predivide_shift = AR5312_CLOCKCTL1_PREDIVIDE_SHIFT;
|
|
multiplier_mask = AR5312_CLOCKCTL1_MULTIPLIER_MASK;
|
|
multiplier_shift = AR5312_CLOCKCTL1_MULTIPLIER_SHIFT;
|
|
doubler_mask = AR5312_CLOCKCTL1_DOUBLER_MASK;
|
|
}
|
|
|
|
/*
|
|
* Clocking is derived from a fixed 40MHz input clock.
|
|
*
|
|
* cpuFreq = InputClock * MULT (where MULT is PLL multiplier)
|
|
* sysFreq = cpuFreq / 4 (used for APB clock, serial,
|
|
* flash, Timer, Watchdog Timer)
|
|
*
|
|
* cntFreq = cpuFreq / 2 (use for CPU count/compare)
|
|
*
|
|
* So, for example, with a PLL multiplier of 5, we have
|
|
*
|
|
* cpuFreq = 200MHz
|
|
* sysFreq = 50MHz
|
|
* cntFreq = 100MHz
|
|
*
|
|
* We compute the CPU frequency, based on PLL settings.
|
|
*/
|
|
|
|
clockCtl1 = sysRegRead(AR5312_CLOCKCTL1);
|
|
preDivideSelect = (clockCtl1 & predivide_mask) >> predivide_shift;
|
|
preDivisor = CLOCKCTL1_PREDIVIDE_TABLE[preDivideSelect];
|
|
multiplier = (clockCtl1 & multiplier_mask) >> multiplier_shift;
|
|
|
|
if (clockCtl1 & doubler_mask) {
|
|
multiplier = multiplier << 1;
|
|
}
|
|
return (40000000 / preDivisor) * multiplier;
|
|
}
|
|
|
|
static inline int ar5312_sys_frequency(void)
|
|
{
|
|
return ar5312_cpu_frequency() / 4;
|
|
}
|
|
|
|
static void __init ar5312_time_init(void)
|
|
{
|
|
mips_hpt_frequency = ar5312_cpu_frequency() / 2;
|
|
}
|
|
|
|
|
|
/* Enable the specified AR531X_MISC_IRQ interrupt */
|
|
static void
|
|
ar5312_misc_intr_enable(unsigned int irq)
|
|
{
|
|
unsigned int imr;
|
|
|
|
imr = sysRegRead(AR531X_IMR);
|
|
imr |= (1 << (irq - AR531X_MISC_IRQ_BASE - 1));
|
|
sysRegWrite(AR531X_IMR, imr);
|
|
sysRegRead(AR531X_IMR); /* flush write buffer */
|
|
}
|
|
|
|
/* Disable the specified AR531X_MISC_IRQ interrupt */
|
|
static void
|
|
ar5312_misc_intr_disable(unsigned int irq)
|
|
{
|
|
unsigned int imr;
|
|
|
|
imr = sysRegRead(AR531X_IMR);
|
|
imr &= ~(1 << (irq - AR531X_MISC_IRQ_BASE - 1));
|
|
sysRegWrite(AR531X_IMR, imr);
|
|
sysRegRead(AR531X_IMR); /* flush write buffer */
|
|
}
|
|
|
|
/* Turn on the specified AR531X_MISC_IRQ interrupt */
|
|
static unsigned int
|
|
ar5312_misc_intr_startup(unsigned int irq)
|
|
{
|
|
ar5312_misc_intr_enable(irq);
|
|
return 0;
|
|
}
|
|
|
|
/* Turn off the specified AR531X_MISC_IRQ interrupt */
|
|
static void
|
|
ar5312_misc_intr_shutdown(unsigned int irq)
|
|
{
|
|
ar5312_misc_intr_disable(irq);
|
|
}
|
|
|
|
static void
|
|
ar5312_misc_intr_ack(unsigned int irq)
|
|
{
|
|
ar5312_misc_intr_disable(irq);
|
|
}
|
|
|
|
static void
|
|
ar5312_misc_intr_end(unsigned int irq)
|
|
{
|
|
if (!(irq_desc[irq].status & (IRQ_DISABLED | IRQ_INPROGRESS)))
|
|
ar5312_misc_intr_enable(irq);
|
|
}
|
|
|
|
static struct irq_chip ar5312_misc_intr_controller = {
|
|
.typename = "AR5312 misc",
|
|
.startup = ar5312_misc_intr_startup,
|
|
.shutdown = ar5312_misc_intr_shutdown,
|
|
.enable = ar5312_misc_intr_enable,
|
|
.disable = ar5312_misc_intr_disable,
|
|
.ack = ar5312_misc_intr_ack,
|
|
.end = ar5312_misc_intr_end,
|
|
};
|
|
|
|
static irqreturn_t ar5312_ahb_proc_handler(int cpl, void *dev_id)
|
|
{
|
|
u32 proc1 = sysRegRead(AR531X_PROC1);
|
|
u32 procAddr = sysRegRead(AR531X_PROCADDR); /* clears error state */
|
|
u32 dma1 = sysRegRead(AR531X_DMA1);
|
|
u32 dmaAddr = sysRegRead(AR531X_DMAADDR); /* clears error state */
|
|
|
|
printk("AHB interrupt: PROCADDR=0x%8.8x PROC1=0x%8.8x DMAADDR=0x%8.8x DMA1=0x%8.8x\n",
|
|
procAddr, proc1, dmaAddr, dma1);
|
|
|
|
machine_restart("AHB error"); /* Catastrophic failure */
|
|
return IRQ_HANDLED;
|
|
}
|
|
|
|
|
|
static struct irqaction ar5312_ahb_proc_interrupt = {
|
|
.handler = ar5312_ahb_proc_handler,
|
|
.flags = SA_INTERRUPT,
|
|
.name = "ar5312_ahb_proc_interrupt",
|
|
};
|
|
|
|
|
|
static struct irqaction cascade = {
|
|
.handler = no_action,
|
|
.flags = SA_INTERRUPT,
|
|
.name = "cascade",
|
|
};
|
|
|
|
void __init ar5312_misc_intr_init(int irq_base)
|
|
{
|
|
int i;
|
|
|
|
for (i = irq_base; i < irq_base + AR531X_MISC_IRQ_COUNT; i++) {
|
|
irq_desc[i].status = IRQ_DISABLED;
|
|
irq_desc[i].action = NULL;
|
|
irq_desc[i].depth = 1;
|
|
irq_desc[i].chip = &ar5312_misc_intr_controller;
|
|
}
|
|
setup_irq(AR531X_MISC_IRQ_AHB_PROC, &ar5312_ahb_proc_interrupt);
|
|
setup_irq(AR5312_IRQ_MISC_INTRS, &cascade);
|
|
}
|
|
|
|
|
|
void __init ar5312_plat_setup(void)
|
|
{
|
|
/* Clear any lingering AHB errors */
|
|
sysRegRead(AR531X_PROCADDR);
|
|
sysRegRead(AR531X_DMAADDR);
|
|
sysRegWrite(AR531X_WD_CTRL, AR531X_WD_CTRL_IGNORE_EXPIRATION);
|
|
|
|
board_time_init = ar5312_time_init;
|
|
|
|
_machine_restart = ar5312_restart;
|
|
_machine_halt = ar5312_halt;
|
|
pm_power_off = ar5312_power_off;
|
|
|
|
serial_setup(KSEG1ADDR(AR531X_UART0), ar5312_sys_frequency());
|
|
}
|
|
|
|
arch_initcall(ar5312_init_devices);
|