mirror of
https://github.com/openwrt/openwrt.git
synced 2024-12-28 17:48:58 +00:00
67d998e25d
Changelog: https://cdn.kernel.org/pub/linux/kernel/v5.x/ChangeLog-5.15.145
No patches needed a rebase.
23.05 backport:
Rebased patch mediatek/100-dts-update-mt7622-rfb1.patch due to
changes introduced in commit e37aa926447f ("arm64: dts: mediatek:
mt7622: fix memory node warning check") in version v5.15.143 and we
jumped over from v5.15.139 directly to v5.15.145.
Build system: x86_64
Build-tested: ramips/tplink_archer-a6-v3
Run-tested: ramips/tplink_archer-a6-v3
23.05 backport:
Stijn:
Compile-tested: ath79/generic, ipq40xx/generic, mvebu/cortexa72, ramips/mt{7621,7620,76x8}, realtek/rtl{838x,930x}, 86/64.
Run-tested: cortexa72 (RB5009UG+S+IN), mt7621 (EAP615-Wall v1), rtl838x (GS1900-10HP, GS1900-8HP, GS108T v3).
Petr:
Compile-tested: ipq807x, mvebu/cortexa9
Run-tested: turris-omnia, prpl-haze
Tested-by: Stijn Segers <foss@volatilesystems.org> [23.05 testing]
Signed-off-by: John Audia <therealgraysky@proton.me>
Signed-off-by: Petr Štetiar <ynezz@true.cz> [23.05 refresh]
(cherry picked from commit 8de4cc77a6)
122 lines
3.6 KiB
Diff
122 lines
3.6 KiB
Diff
--- a/drivers/firmware/qcom_scm-legacy.c
|
|
+++ b/drivers/firmware/qcom_scm-legacy.c
|
|
@@ -13,6 +13,9 @@
|
|
#include <linux/arm-smccc.h>
|
|
#include <linux/dma-mapping.h>
|
|
|
|
+#include <asm/cacheflush.h>
|
|
+#include <asm/outercache.h>
|
|
+
|
|
#include "qcom_scm.h"
|
|
|
|
static DEFINE_MUTEX(qcom_scm_lock);
|
|
@@ -117,6 +120,25 @@ static void __scm_legacy_do(const struct
|
|
} while (res->a0 == QCOM_SCM_INTERRUPTED);
|
|
}
|
|
|
|
+static void qcom_scm_inv_range(unsigned long start, unsigned long end)
|
|
+{
|
|
+ u32 cacheline_size, ctr;
|
|
+
|
|
+ asm volatile("mrc p15, 0, %0, c0, c0, 1" : "=r" (ctr));
|
|
+ cacheline_size = 4 << ((ctr >> 16) & 0xf);
|
|
+
|
|
+ start = round_down(start, cacheline_size);
|
|
+ end = round_up(end, cacheline_size);
|
|
+ outer_inv_range(start, end);
|
|
+ while (start < end) {
|
|
+ asm ("mcr p15, 0, %0, c7, c6, 1" : : "r" (start)
|
|
+ : "memory");
|
|
+ start += cacheline_size;
|
|
+ }
|
|
+ dsb();
|
|
+ isb();
|
|
+}
|
|
+
|
|
/**
|
|
* scm_legacy_call() - Sends a command to the SCM and waits for the command to
|
|
* finish processing.
|
|
@@ -160,10 +182,16 @@ int scm_legacy_call(struct device *dev,
|
|
|
|
rsp = scm_legacy_command_to_response(cmd);
|
|
|
|
- cmd_phys = dma_map_single(dev, cmd, alloc_len, DMA_TO_DEVICE);
|
|
- if (dma_mapping_error(dev, cmd_phys)) {
|
|
- kfree(cmd);
|
|
- return -ENOMEM;
|
|
+ if (dev) {
|
|
+ cmd_phys = dma_map_single(dev, cmd, alloc_len, DMA_TO_DEVICE);
|
|
+ if (dma_mapping_error(dev, cmd_phys)) {
|
|
+ kfree(cmd);
|
|
+ return -ENOMEM;
|
|
+ }
|
|
+ } else {
|
|
+ cmd_phys = virt_to_phys(cmd);
|
|
+ __cpuc_flush_dcache_area(cmd, alloc_len);
|
|
+ outer_flush_range(cmd_phys, cmd_phys + alloc_len);
|
|
}
|
|
|
|
smc.args[0] = 1;
|
|
@@ -179,13 +207,26 @@ int scm_legacy_call(struct device *dev,
|
|
goto out;
|
|
|
|
do {
|
|
- dma_sync_single_for_cpu(dev, cmd_phys + sizeof(*cmd) + cmd_len,
|
|
- sizeof(*rsp), DMA_FROM_DEVICE);
|
|
+ if (dev) {
|
|
+ dma_sync_single_for_cpu(dev, cmd_phys + sizeof(*cmd) +
|
|
+ cmd_len, sizeof(*rsp),
|
|
+ DMA_FROM_DEVICE);
|
|
+ } else {
|
|
+ unsigned long start = (uintptr_t)cmd + sizeof(*cmd) +
|
|
+ cmd_len;
|
|
+ qcom_scm_inv_range(start, start + sizeof(*rsp));
|
|
+ }
|
|
} while (!rsp->is_complete);
|
|
|
|
- dma_sync_single_for_cpu(dev, cmd_phys + sizeof(*cmd) + cmd_len +
|
|
- le32_to_cpu(rsp->buf_offset),
|
|
- resp_len, DMA_FROM_DEVICE);
|
|
+ if (dev) {
|
|
+ dma_sync_single_for_cpu(dev, cmd_phys + sizeof(*cmd) + cmd_len +
|
|
+ le32_to_cpu(rsp->buf_offset),
|
|
+ resp_len, DMA_FROM_DEVICE);
|
|
+ } else {
|
|
+ unsigned long start = (uintptr_t)cmd + sizeof(*cmd) + cmd_len +
|
|
+ le32_to_cpu(rsp->buf_offset);
|
|
+ qcom_scm_inv_range(start, start + resp_len);
|
|
+ }
|
|
|
|
if (res) {
|
|
res_buf = scm_legacy_get_response_buffer(rsp);
|
|
@@ -193,7 +234,8 @@ int scm_legacy_call(struct device *dev,
|
|
res->result[i] = le32_to_cpu(res_buf[i]);
|
|
}
|
|
out:
|
|
- dma_unmap_single(dev, cmd_phys, alloc_len, DMA_TO_DEVICE);
|
|
+ if (dev)
|
|
+ dma_unmap_single(dev, cmd_phys, alloc_len, DMA_TO_DEVICE);
|
|
kfree(cmd);
|
|
return ret;
|
|
}
|
|
--- a/drivers/firmware/qcom_scm.c
|
|
+++ b/drivers/firmware/qcom_scm.c
|
|
@@ -351,6 +351,17 @@ int qcom_scm_set_cold_boot_addr(void *en
|
|
desc.args[0] = flags;
|
|
desc.args[1] = virt_to_phys(entry);
|
|
|
|
+ /*
|
|
+ * Factory firmware doesn't support the atomic variant. Non-atomic SCMs
|
|
+ * require ugly DMA invalidation support that was dropped upstream a
|
|
+ * while ago. For more info, see:
|
|
+ *
|
|
+ * [RFC] qcom_scm: IPQ4019 firmware does not support atomic API?
|
|
+ * https://lore.kernel.org/linux-arm-msm/20200913201608.GA3162100@bDebian/
|
|
+ */
|
|
+ if (of_machine_is_compatible("google,wifi"))
|
|
+ return qcom_scm_call(__scm ? __scm->dev : NULL, &desc, NULL);
|
|
+
|
|
return qcom_scm_call_atomic(__scm ? __scm->dev : NULL, &desc, NULL);
|
|
}
|
|
EXPORT_SYMBOL(qcom_scm_set_cold_boot_addr);
|