mirror of
https://github.com/openwrt/openwrt.git
synced 2024-12-27 09:12:39 +00:00
2e1ebe96c6
The crypto engine in Armada 370 SoCs is currently broken. It can be checked installing the required packages for testing openssl with hw acceleration: opkg install openssl-util opkg install kmod-cryptodev opkg install libopenssl-devcrypto After configuring /etc/ssl/openssl.cnf to let openssl use the crypto engine for digest operations, and performing some checksums.. md5sum 10M-file.bin openssl md5 10M-file.bin ...we can see they don't match. There might be an alignment or size constraint issue caused by the idle-sram area. Use the whole crypto sram and disable the idle-sram area to fix it. Also disable the idle support by adding the broken-idle property to prevent accessing the disabled idle-sram. We don't care about disabling the idle support since it is already broken in Armada 370 causing a huge performance loss because it disables permanently the L2 cache. This was reported in the Openwrt forum and elsewhere by Debian users with different board models. Signed-off-by: Daniel González Cabanelas <dgcbueu@gmail.com>
30 lines
614 B
Diff
30 lines
614 B
Diff
--- a/arch/arm/boot/dts/armada-370.dtsi
|
|
+++ b/arch/arm/boot/dts/armada-370.dtsi
|
|
@@ -234,7 +234,7 @@
|
|
clocks = <&gateclk 23>;
|
|
clock-names = "cesa0";
|
|
marvell,crypto-srams = <&crypto_sram>;
|
|
- marvell,crypto-sram-size = <0x7e0>;
|
|
+ marvell,crypto-sram-size = <0x800>;
|
|
};
|
|
};
|
|
|
|
@@ -255,12 +255,17 @@
|
|
* cpuidle workaround.
|
|
*/
|
|
idle-sram@0 {
|
|
+ status = "disabled";
|
|
reg = <0x0 0x20>;
|
|
};
|
|
};
|
|
};
|
|
};
|
|
|
|
+&coherencyfab {
|
|
+ broken-idle;
|
|
+};
|
|
+
|
|
/*
|
|
* Default UART pinctrl setting without RTS/CTS, can be overwritten on
|
|
* board level if a different configuration is used.
|