mirror of
https://github.com/openwrt/openwrt.git
synced 2024-12-26 00:41:17 +00:00
1f818b09f8
This series of upstream patches properly implement a clock and reset driver for old ralink SoCs[1]. And it includes some related fixes[2] and improvements[3][4]. All patches have been merged into linux-next. They will be part of upcoming Linux 6.5. In order to switch to the new system controller driver, all clocks and resets properties in SoC dtsi have been updated, and kernel symbol "CONFIG_CLK_MTMIPS" have been added to the kernel config files. [1] https://lore.kernel.org/all/20230619040941.1340372-1-sergio.paracuellos@gmail.com [2] https://lore.kernel.org/all/20230622-mips-ralink-clk-wuninitialized-v1-1-ea9041240d10@kernel.org [3] https://lore.kernel.org/all/OSYP286MB03120BABB25900E113ED42B7BC5CA@OSYP286MB0312.JPNP286.PROD.OUTLOOK.COM [4] https://lore.kernel.org/all/TYAP286MB03151148AF8C054621DD55C3BC23A@TYAP286MB0315.JPNP286.PROD.OUTLOOK.COM Tested on Motorola MWR03 (MT7628) Tested on Haier HW-L1W (MT7620) Signed-off-by: Shiji Yang <yangshiji66@qq.com>
202 lines
5.1 KiB
Plaintext
202 lines
5.1 KiB
Plaintext
CONFIG_AR8216_PHY=y
|
|
CONFIG_ARCH_32BIT_OFF_T=y
|
|
CONFIG_ARCH_HIBERNATION_POSSIBLE=y
|
|
CONFIG_ARCH_KEEP_MEMBLOCK=y
|
|
CONFIG_ARCH_MMAP_RND_BITS_MAX=15
|
|
CONFIG_ARCH_MMAP_RND_COMPAT_BITS_MAX=15
|
|
CONFIG_ARCH_SUSPEND_POSSIBLE=y
|
|
CONFIG_BLK_MQ_PCI=y
|
|
CONFIG_CEVT_R4K=y
|
|
CONFIG_CEVT_SYSTICK_QUIRK=y
|
|
CONFIG_CLKEVT_RT3352=y
|
|
CONFIG_CLKSRC_MMIO=y
|
|
CONFIG_CLK_MTMIPS=y
|
|
CONFIG_CLONE_BACKWARDS=y
|
|
CONFIG_CMDLINE="rootfstype=squashfs,jffs2"
|
|
CONFIG_CMDLINE_BOOL=y
|
|
# CONFIG_CMDLINE_OVERRIDE is not set
|
|
CONFIG_COMMON_CLK=y
|
|
CONFIG_COMPAT_32BIT_TIME=y
|
|
CONFIG_CPU_GENERIC_DUMP_TLB=y
|
|
CONFIG_CPU_HAS_DIEI=y
|
|
CONFIG_CPU_HAS_PREFETCH=y
|
|
CONFIG_CPU_HAS_RIXI=y
|
|
CONFIG_CPU_HAS_SYNC=y
|
|
CONFIG_CPU_LITTLE_ENDIAN=y
|
|
CONFIG_CPU_MIPS32=y
|
|
# CONFIG_CPU_MIPS32_R1 is not set
|
|
CONFIG_CPU_MIPS32_R2=y
|
|
CONFIG_CPU_MIPSR2=y
|
|
CONFIG_CPU_MIPSR2_IRQ_VI=y
|
|
CONFIG_CPU_NEEDS_NO_SMARTMIPS_OR_MICROMIPS=y
|
|
CONFIG_CPU_R4K_CACHE_TLB=y
|
|
CONFIG_CPU_SUPPORTS_32BIT_KERNEL=y
|
|
CONFIG_CPU_SUPPORTS_HIGHMEM=y
|
|
CONFIG_CPU_SUPPORTS_MSA=y
|
|
CONFIG_CRYPTO_LIB_BLAKE2S_GENERIC=y
|
|
CONFIG_CRYPTO_LIB_POLY1305_RSIZE=2
|
|
CONFIG_CRYPTO_RNG2=y
|
|
CONFIG_CSRC_R4K=y
|
|
CONFIG_DEBUG_PINCTRL=y
|
|
CONFIG_DMA_NONCOHERENT=y
|
|
# CONFIG_DTB_MT7620A_EVAL is not set
|
|
# CONFIG_DTB_OMEGA2P is not set
|
|
CONFIG_DTB_RT_NONE=y
|
|
# CONFIG_DTB_VOCORE2 is not set
|
|
CONFIG_DTC=y
|
|
CONFIG_EARLY_PRINTK=y
|
|
CONFIG_ETHERNET_PACKET_MANGLE=y
|
|
CONFIG_FIXED_PHY=y
|
|
CONFIG_FWNODE_MDIO=y
|
|
CONFIG_FW_LOADER_PAGED_BUF=y
|
|
CONFIG_GENERIC_ATOMIC64=y
|
|
CONFIG_GENERIC_CLOCKEVENTS=y
|
|
CONFIG_GENERIC_CMOS_UPDATE=y
|
|
CONFIG_GENERIC_CPU_AUTOPROBE=y
|
|
CONFIG_GENERIC_FIND_FIRST_BIT=y
|
|
CONFIG_GENERIC_GETTIMEOFDAY=y
|
|
CONFIG_GENERIC_IOMAP=y
|
|
CONFIG_GENERIC_IRQ_CHIP=y
|
|
CONFIG_GENERIC_IRQ_EFFECTIVE_AFF_MASK=y
|
|
CONFIG_GENERIC_IRQ_SHOW=y
|
|
CONFIG_GENERIC_LIB_ASHLDI3=y
|
|
CONFIG_GENERIC_LIB_ASHRDI3=y
|
|
CONFIG_GENERIC_LIB_CMPDI2=y
|
|
CONFIG_GENERIC_LIB_LSHRDI3=y
|
|
CONFIG_GENERIC_LIB_UCMPDI2=y
|
|
CONFIG_GENERIC_PCI_IOMAP=y
|
|
CONFIG_GENERIC_PHY=y
|
|
CONFIG_GENERIC_PINCONF=y
|
|
CONFIG_GENERIC_SCHED_CLOCK=y
|
|
CONFIG_GENERIC_SMP_IDLE_THREAD=y
|
|
CONFIG_GENERIC_TIME_VSYSCALL=y
|
|
CONFIG_GPIO_CDEV=y
|
|
# CONFIG_GPIO_MT7621 is not set
|
|
CONFIG_GPIO_RALINK=y
|
|
CONFIG_GPIO_WATCHDOG=y
|
|
# CONFIG_GPIO_WATCHDOG_ARCH_INITCALL is not set
|
|
CONFIG_HANDLE_DOMAIN_IRQ=y
|
|
CONFIG_HARDWARE_WATCHPOINTS=y
|
|
CONFIG_HAS_DMA=y
|
|
CONFIG_HAS_IOMEM=y
|
|
CONFIG_HAS_IOPORT_MAP=y
|
|
CONFIG_HZ_PERIODIC=y
|
|
CONFIG_ICPLUS_PHY=y
|
|
CONFIG_INITRAMFS_SOURCE=""
|
|
CONFIG_IRQCHIP=y
|
|
CONFIG_IRQ_DOMAIN=y
|
|
CONFIG_IRQ_FORCED_THREADING=y
|
|
CONFIG_IRQ_INTC=y
|
|
CONFIG_IRQ_MIPS_CPU=y
|
|
CONFIG_IRQ_WORK=y
|
|
CONFIG_LIBFDT=y
|
|
CONFIG_LOCK_DEBUGGING_SUPPORT=y
|
|
CONFIG_MARVELL_PHY=y
|
|
CONFIG_MDIO_BUS=y
|
|
CONFIG_MDIO_DEVICE=y
|
|
CONFIG_MDIO_DEVRES=y
|
|
CONFIG_MEMFD_CREATE=y
|
|
CONFIG_MFD_SYSCON=y
|
|
CONFIG_MIGRATION=y
|
|
CONFIG_MIPS=y
|
|
CONFIG_MIPS_ASID_BITS=8
|
|
CONFIG_MIPS_ASID_SHIFT=0
|
|
CONFIG_MIPS_CLOCK_VSYSCALL=y
|
|
# CONFIG_MIPS_CMDLINE_BUILTIN_EXTEND is not set
|
|
# CONFIG_MIPS_CMDLINE_FROM_BOOTLOADER is not set
|
|
CONFIG_MIPS_CMDLINE_FROM_DTB=y
|
|
CONFIG_MIPS_EBPF_JIT=y
|
|
CONFIG_MIPS_L1_CACHE_SHIFT=5
|
|
CONFIG_MIPS_LD_CAN_LINK_VDSO=y
|
|
# CONFIG_MIPS_NO_APPENDED_DTB is not set
|
|
CONFIG_MIPS_RAW_APPENDED_DTB=y
|
|
CONFIG_MIPS_SPRAM=y
|
|
CONFIG_MODULES_USE_ELF_REL=y
|
|
# CONFIG_MT7621_WDT is not set
|
|
# CONFIG_MTD_CFI_INTELEXT is not set
|
|
CONFIG_MTD_CMDLINE_PARTS=y
|
|
# CONFIG_MTD_PARSER_TPLINK_SAFELOADER is not set
|
|
CONFIG_MTD_PHYSMAP=y
|
|
CONFIG_MTD_SPI_NOR=y
|
|
CONFIG_MTD_SPI_NOR_USE_VARIABLE_ERASE=y
|
|
CONFIG_MTD_SPLIT_JIMAGE_FW=y
|
|
CONFIG_MTD_SPLIT_SEAMA_FW=y
|
|
CONFIG_MTD_SPLIT_TPLINK_FW=y
|
|
CONFIG_MTD_SPLIT_UIMAGE_FW=y
|
|
CONFIG_MTD_VIRT_CONCAT=y
|
|
CONFIG_NEED_DMA_MAP_STATE=y
|
|
CONFIG_NEED_PER_CPU_KM=y
|
|
CONFIG_NET_RALINK_GSW_MT7620=y
|
|
CONFIG_NET_RALINK_MDIO=y
|
|
CONFIG_NET_RALINK_MDIO_MT7620=y
|
|
CONFIG_NET_RALINK_MT7620=y
|
|
# CONFIG_NET_RALINK_RT3050 is not set
|
|
CONFIG_NET_RALINK_SOC=y
|
|
CONFIG_NET_SELFTESTS=y
|
|
# CONFIG_NET_VENDOR_MEDIATEK is not set
|
|
CONFIG_NET_VENDOR_RALINK=y
|
|
CONFIG_NO_GENERIC_PCI_IOPORT_MAP=y
|
|
CONFIG_NVMEM=y
|
|
CONFIG_OF=y
|
|
CONFIG_OF_ADDRESS=y
|
|
CONFIG_OF_EARLY_FLATTREE=y
|
|
CONFIG_OF_FLATTREE=y
|
|
CONFIG_OF_GPIO=y
|
|
CONFIG_OF_IRQ=y
|
|
CONFIG_OF_KOBJ=y
|
|
CONFIG_OF_MDIO=y
|
|
CONFIG_PCI=y
|
|
CONFIG_PCI_DOMAINS=y
|
|
CONFIG_PCI_DRIVERS_LEGACY=y
|
|
CONFIG_PERF_USE_VMALLOC=y
|
|
CONFIG_PGTABLE_LEVELS=2
|
|
CONFIG_PHYLIB=y
|
|
# CONFIG_PHY_MT7621_PCI is not set
|
|
CONFIG_PHY_RALINK_USB=y
|
|
CONFIG_PINCTRL=y
|
|
# CONFIG_PINCTRL_AW9523 is not set
|
|
CONFIG_PINCTRL_MT7620=y
|
|
CONFIG_PINCTRL_RALINK=y
|
|
# CONFIG_PINCTRL_SINGLE is not set
|
|
CONFIG_PTP_1588_CLOCK_OPTIONAL=y
|
|
CONFIG_RALINK=y
|
|
CONFIG_RALINK_WDT=y
|
|
CONFIG_RATIONAL=y
|
|
CONFIG_REGMAP=y
|
|
CONFIG_REGMAP_MMIO=y
|
|
CONFIG_RESET_CONTROLLER=y
|
|
CONFIG_SERIAL_8250_RT288X=y
|
|
CONFIG_SERIAL_MCTRL_GPIO=y
|
|
CONFIG_SERIAL_OF_PLATFORM=y
|
|
CONFIG_SOC_MT7620=y
|
|
# CONFIG_SOC_MT7621 is not set
|
|
# CONFIG_SOC_RT288X is not set
|
|
# CONFIG_SOC_RT305X is not set
|
|
# CONFIG_SOC_RT3883 is not set
|
|
CONFIG_SPI=y
|
|
CONFIG_SPI_MASTER=y
|
|
CONFIG_SPI_MEM=y
|
|
# CONFIG_SPI_MT7621 is not set
|
|
CONFIG_SPI_RT2880=y
|
|
CONFIG_SRCU=y
|
|
CONFIG_SWCONFIG=y
|
|
CONFIG_SWCONFIG_LEDS=y
|
|
CONFIG_SWPHY=y
|
|
CONFIG_SYSCTL_EXCEPTION_TRACE=y
|
|
CONFIG_SYS_HAS_CPU_MIPS32_R1=y
|
|
CONFIG_SYS_HAS_CPU_MIPS32_R2=y
|
|
CONFIG_SYS_HAS_EARLY_PRINTK=y
|
|
CONFIG_SYS_SUPPORTS_32BIT_KERNEL=y
|
|
CONFIG_SYS_SUPPORTS_ARBIT_HZ=y
|
|
CONFIG_SYS_SUPPORTS_LITTLE_ENDIAN=y
|
|
CONFIG_SYS_SUPPORTS_MIPS16=y
|
|
CONFIG_SYS_SUPPORTS_ZBOOT=y
|
|
CONFIG_TARGET_ISA_REV=2
|
|
CONFIG_TICK_CPU_ACCOUNTING=y
|
|
CONFIG_TIMER_OF=y
|
|
CONFIG_TIMER_PROBE=y
|
|
CONFIG_TINY_SRCU=y
|
|
CONFIG_USB_SUPPORT=y
|
|
CONFIG_USE_OF=y
|
|
CONFIG_WATCHDOG_CORE=y
|