mirror of
https://github.com/openwrt/openwrt.git
synced 2024-12-23 15:32:33 +00:00
108 lines
2.8 KiB
Diff
108 lines
2.8 KiB
Diff
From 645465d4c6dd46c5e6c9ac25cd42608b4201fde0 Mon Sep 17 00:00:00 2001
|
|
From: "chunfeng.yun@mediatek.com" <chunfeng.yun@mediatek.com>
|
|
Date: Tue, 17 Nov 2015 17:18:41 +0800
|
|
Subject: [PATCH 020/102] arm64: dts: mediatek: add xHCI & usb phy for mt8173
|
|
|
|
add xHCI and phy drivers for MT8173-EVB
|
|
|
|
Signed-off-by: Chunfeng Yun <chunfeng.yun@mediatek.com>
|
|
---
|
|
arch/arm64/boot/dts/mediatek/mt8173-evb.dts | 16 ++++++++++
|
|
arch/arm64/boot/dts/mediatek/mt8173.dtsi | 42 +++++++++++++++++++++++++++
|
|
2 files changed, 58 insertions(+)
|
|
|
|
--- a/arch/arm64/boot/dts/mediatek/mt8173-evb.dts
|
|
+++ b/arch/arm64/boot/dts/mediatek/mt8173-evb.dts
|
|
@@ -13,6 +13,7 @@
|
|
*/
|
|
|
|
/dts-v1/;
|
|
+#include <dt-bindings/gpio/gpio.h>
|
|
#include "mt8173.dtsi"
|
|
|
|
/ {
|
|
@@ -32,6 +33,15 @@
|
|
};
|
|
|
|
chosen { };
|
|
+
|
|
+ usb_p1_vbus: regulator@0 {
|
|
+ compatible = "regulator-fixed";
|
|
+ regulator-name = "usb_vbus";
|
|
+ regulator-min-microvolt = <5000000>;
|
|
+ regulator-max-microvolt = <5000000>;
|
|
+ gpio = <&pio 130 GPIO_ACTIVE_HIGH>;
|
|
+ enable-active-high;
|
|
+ };
|
|
};
|
|
|
|
&i2c1 {
|
|
@@ -408,3 +418,9 @@
|
|
&uart0 {
|
|
status = "okay";
|
|
};
|
|
+
|
|
+&usb30 {
|
|
+ vusb33-supply = <&mt6397_vusb_reg>;
|
|
+ vbus-supply = <&usb_p1_vbus>;
|
|
+ mediatek,wakeup-src = <1>;
|
|
+};
|
|
--- a/arch/arm64/boot/dts/mediatek/mt8173.dtsi
|
|
+++ b/arch/arm64/boot/dts/mediatek/mt8173.dtsi
|
|
@@ -14,6 +14,7 @@
|
|
#include <dt-bindings/clock/mt8173-clk.h>
|
|
#include <dt-bindings/interrupt-controller/irq.h>
|
|
#include <dt-bindings/interrupt-controller/arm-gic.h>
|
|
+#include <dt-bindings/phy/phy.h>
|
|
#include <dt-bindings/power/mt8173-power.h>
|
|
#include <dt-bindings/reset-controller/mt8173-resets.h>
|
|
#include "mt8173-pinfunc.h"
|
|
@@ -510,6 +511,47 @@
|
|
status = "disabled";
|
|
};
|
|
|
|
+ usb30: usb@11270000 {
|
|
+ compatible = "mediatek,mt8173-xhci";
|
|
+ reg = <0 0x11270000 0 0x1000>,
|
|
+ <0 0x11280700 0 0x0100>;
|
|
+ interrupts = <GIC_SPI 115 IRQ_TYPE_LEVEL_LOW>;
|
|
+ power-domains = <&scpsys MT8173_POWER_DOMAIN_USB>;
|
|
+ clocks = <&topckgen CLK_TOP_USB30_SEL>,
|
|
+ <&pericfg CLK_PERI_USB0>,
|
|
+ <&pericfg CLK_PERI_USB1>;
|
|
+ clock-names = "sys_ck",
|
|
+ "wakeup_deb_p0",
|
|
+ "wakeup_deb_p1";
|
|
+ phys = <&phy_port0 PHY_TYPE_USB3>,
|
|
+ <&phy_port1 PHY_TYPE_USB2>;
|
|
+ mediatek,syscon-wakeup = <&pericfg>;
|
|
+ status = "okay";
|
|
+ };
|
|
+
|
|
+ u3phy: usb-phy@11290000 {
|
|
+ compatible = "mediatek,mt8173-u3phy";
|
|
+ reg = <0 0x11290000 0 0x800>;
|
|
+ clocks = <&apmixedsys CLK_APMIXED_REF2USB_TX>;
|
|
+ clock-names = "u3phya_ref";
|
|
+ #address-cells = <2>;
|
|
+ #size-cells = <2>;
|
|
+ ranges;
|
|
+ status = "okay";
|
|
+
|
|
+ phy_port0: port@11290800 {
|
|
+ reg = <0 0x11290800 0 0x800>;
|
|
+ #phy-cells = <1>;
|
|
+ status = "okay";
|
|
+ };
|
|
+
|
|
+ phy_port1: port@11291000 {
|
|
+ reg = <0 0x11291000 0 0x800>;
|
|
+ #phy-cells = <1>;
|
|
+ status = "okay";
|
|
+ };
|
|
+ };
|
|
+
|
|
mmsys: clock-controller@14000000 {
|
|
compatible = "mediatek,mt8173-mmsys", "syscon";
|
|
reg = <0 0x14000000 0 0x1000>;
|