openwrt/target/linux/brcm63xx/dts/bcm6338.dtsi
Jonas Gorski b50fd8c2b3 brcm63xx: register SPI controllers through DT
Register SPI controllers through device tree. We will wire up the clocks
at a later stage.

Signed-off-by: Jonas Gorski <jonas.gorski@gmail.com>
2017-06-04 11:33:43 +02:00

92 lines
1.7 KiB
Plaintext

/ {
#address-cells = <1>;
#size-cells = <1>;
compatible = "brcm,bcm6338";
aliases {
pflash = &pflash;
gpio0 = &gpio0;
spi0 = &lsspi;
};
cpus {
#address-cells = <1>;
#size-cells = <0>;
cpu@0 {
compatible = "brcm,bmips3300", "mips,mips4Kc";
device_type = "cpu";
reg = <0>;
};
};
cpu_intc: interrupt-controller {
#address-cells = <0>;
compatible = "mti,cpu-interrupt-controller";
interrupt-controller;
#interrupt-cells = <1>;
};
memory { device_type = "memory"; reg = <0 0>; };
pflash: nor@1fc00000 {
compatible = "cfi-flash";
reg = <0x1fc00000 0x400000>;
bank-width = <2>;
#address-cells = <1>;
#size-cells = <1>;
status = "disabled";
};
ubus@fff00000 {
#address-cells = <1>;
#size-cells = <1>;
ranges;
compatible = "simple-bus";
interrupt-parent = <&periph_intc>;
periph_intc: interrupt-controller@fffe000c {
compatible = "brcm,bcm6345-l1-intc";
reg = <0xfffe000c 0x8>;
interrupt-controller;
#interrupt-cells = <1>;
interrupt-parent = <&cpu_intc>;
interrupts = <2>;
};
ext_intc: interrupt-controller@fffe0014 {
compatible = "brcm,bcm6345-ext-intc";
reg = <0xfffe0014 0x4>;
interrupt-controller;
#interrupt-cells = <2>;
interrupt-parent = <&cpu_intc>;
interrupts = <3>, <4>, <5>, <6>;
};
gpio0: gpio-controller@fffe0404 {
compatible = "brcm,bcm6345-gpio";
reg = <0xfffe0404 4>, <0xfffe040c 4>;
gpio-controller;
#gpio-cells = <2>;
ngpios = <8>;
};
lsspi: spi@fffe0c00 {
#address-cells = <1>;
#size-cells = <0>;
compatible = "brcm,bcm6348-spi";
reg = <0xfffe0c00 0x40>;
interrupts = <1>;
/* clocks = <&clkctl 9>; */
};
};
};