mirror of
https://github.com/openwrt/openwrt.git
synced 2024-12-21 06:33:41 +00:00
4b75394056
When starting/stopping DMA sometimes the FIFO state gets corrupted, leading to wildly fluctuating latencies or packet data corruption. Fix this by issuing a fast MAC reset as soon as the link is detected as up. Fixes #9689, #9405 SVN-Revision: 27896 |
||
---|---|---|
.. | ||
gpio | ||
leds | ||
mtd | ||
net | ||
spi | ||
tty/serial | ||
usb/host | ||
watchdog |