mirror of
https://github.com/openwrt/openwrt.git
synced 2024-12-22 15:02:32 +00:00
7c3efd5273
The commit04e91631e0("om-watchdog: add support for Teltonika RUT5xx (ramips)") used the deprecated om-watchdog daemon to handle the GPIO-line connected watchdog on the Teltonika RUT5xx. But this daemon has massive problems since commit30f61a34b4("base-files: always use staged sysupgrade"). The process will always be stopped on sysupgrades. If the sysupgrade takes slightly longer, the watchdog is not triggered at the correct time and thus the sysupgrade will interrupted hard by the watchdog sysupgrade. And this hard interrupt can easily brick the device when there is no fallback (dual-boot, ...). Signed-off-by: Sven Eckelmann <sven@narfation.org>
178 lines
4.5 KiB
Plaintext
178 lines
4.5 KiB
Plaintext
CONFIG_ARCH_32BIT_OFF_T=y
|
|
CONFIG_ARCH_HIBERNATION_POSSIBLE=y
|
|
CONFIG_ARCH_MMAP_RND_BITS_MAX=15
|
|
CONFIG_ARCH_MMAP_RND_COMPAT_BITS_MAX=15
|
|
CONFIG_ARCH_SUSPEND_POSSIBLE=y
|
|
CONFIG_CEVT_R4K=y
|
|
CONFIG_CEVT_SYSTICK_QUIRK=y
|
|
CONFIG_CLKDEV_LOOKUP=y
|
|
CONFIG_CLKEVT_RT3352=y
|
|
CONFIG_CLKSRC_MMIO=y
|
|
CONFIG_CLONE_BACKWARDS=y
|
|
CONFIG_CMDLINE="rootfstype=squashfs,jffs2"
|
|
CONFIG_CMDLINE_BOOL=y
|
|
# CONFIG_CMDLINE_OVERRIDE is not set
|
|
CONFIG_COMPAT_32BIT_TIME=y
|
|
CONFIG_CPU_GENERIC_DUMP_TLB=y
|
|
CONFIG_CPU_HAS_DIEI=y
|
|
CONFIG_CPU_HAS_PREFETCH=y
|
|
CONFIG_CPU_HAS_RIXI=y
|
|
CONFIG_CPU_HAS_SYNC=y
|
|
CONFIG_CPU_MIPS32=y
|
|
# CONFIG_CPU_MIPS32_R1 is not set
|
|
CONFIG_CPU_MIPS32_R2=y
|
|
CONFIG_CPU_MIPSR2=y
|
|
CONFIG_CPU_NEEDS_NO_SMARTMIPS_OR_MICROMIPS=y
|
|
CONFIG_CPU_R4K_CACHE_TLB=y
|
|
CONFIG_CPU_SUPPORTS_32BIT_KERNEL=y
|
|
CONFIG_CPU_SUPPORTS_HIGHMEM=y
|
|
CONFIG_CPU_SUPPORTS_MSA=y
|
|
CONFIG_CRYPTO_LIB_POLY1305_RSIZE=2
|
|
CONFIG_CRYPTO_RNG2=y
|
|
CONFIG_CSRC_R4K=y
|
|
CONFIG_DEBUG_PINCTRL=y
|
|
CONFIG_DMA_NONCOHERENT=y
|
|
# CONFIG_DTB_RT305X_EVAL is not set
|
|
CONFIG_DTB_RT_NONE=y
|
|
CONFIG_DTC=y
|
|
CONFIG_EARLY_PRINTK=y
|
|
CONFIG_FIXED_PHY=y
|
|
CONFIG_FW_LOADER_PAGED_BUF=y
|
|
CONFIG_GENERIC_ATOMIC64=y
|
|
CONFIG_GENERIC_CLOCKEVENTS=y
|
|
CONFIG_GENERIC_CMOS_UPDATE=y
|
|
CONFIG_GENERIC_CPU_AUTOPROBE=y
|
|
CONFIG_GENERIC_GETTIMEOFDAY=y
|
|
CONFIG_GENERIC_IOMAP=y
|
|
CONFIG_GENERIC_IRQ_CHIP=y
|
|
CONFIG_GENERIC_IRQ_EFFECTIVE_AFF_MASK=y
|
|
CONFIG_GENERIC_IRQ_SHOW=y
|
|
CONFIG_GENERIC_LIB_ASHLDI3=y
|
|
CONFIG_GENERIC_LIB_ASHRDI3=y
|
|
CONFIG_GENERIC_LIB_CMPDI2=y
|
|
CONFIG_GENERIC_LIB_LSHRDI3=y
|
|
CONFIG_GENERIC_LIB_UCMPDI2=y
|
|
CONFIG_GENERIC_PCI_IOMAP=y
|
|
CONFIG_GENERIC_PHY=y
|
|
CONFIG_GENERIC_PINCONF=y
|
|
CONFIG_GENERIC_SCHED_CLOCK=y
|
|
CONFIG_GENERIC_SMP_IDLE_THREAD=y
|
|
CONFIG_GENERIC_TIME_VSYSCALL=y
|
|
CONFIG_GPIOLIB=y
|
|
CONFIG_GPIO_RALINK=y
|
|
CONFIG_GPIO_WATCHDOG=y
|
|
# CONFIG_GPIO_WATCHDOG_ARCH_INITCALL is not set
|
|
CONFIG_HANDLE_DOMAIN_IRQ=y
|
|
CONFIG_HARDWARE_WATCHPOINTS=y
|
|
CONFIG_HAS_DMA=y
|
|
CONFIG_HAS_IOMEM=y
|
|
CONFIG_HAS_IOPORT_MAP=y
|
|
CONFIG_HZ_PERIODIC=y
|
|
CONFIG_INITRAMFS_SOURCE=""
|
|
CONFIG_IRQCHIP=y
|
|
CONFIG_IRQ_DOMAIN=y
|
|
CONFIG_IRQ_FORCED_THREADING=y
|
|
CONFIG_IRQ_INTC=y
|
|
CONFIG_IRQ_MIPS_CPU=y
|
|
CONFIG_IRQ_WORK=y
|
|
# CONFIG_KERNEL_ZSTD is not set
|
|
CONFIG_LIBFDT=y
|
|
CONFIG_LOCK_DEBUGGING_SUPPORT=y
|
|
CONFIG_MDIO_BUS=y
|
|
CONFIG_MDIO_DEVICE=y
|
|
CONFIG_MEMFD_CREATE=y
|
|
CONFIG_MFD_SYSCON=y
|
|
CONFIG_MIGRATION=y
|
|
CONFIG_MIPS=y
|
|
CONFIG_MIPS_ASID_BITS=8
|
|
CONFIG_MIPS_ASID_SHIFT=0
|
|
CONFIG_MIPS_CBPF_JIT=y
|
|
CONFIG_MIPS_CLOCK_VSYSCALL=y
|
|
# CONFIG_MIPS_CMDLINE_BUILTIN_EXTEND is not set
|
|
# CONFIG_MIPS_CMDLINE_DTB_EXTEND is not set
|
|
# CONFIG_MIPS_CMDLINE_FROM_BOOTLOADER is not set
|
|
CONFIG_MIPS_CMDLINE_FROM_DTB=y
|
|
# CONFIG_MIPS_ELF_APPENDED_DTB is not set
|
|
CONFIG_MIPS_L1_CACHE_SHIFT=5
|
|
CONFIG_MIPS_LD_CAN_LINK_VDSO=y
|
|
# CONFIG_MIPS_NO_APPENDED_DTB is not set
|
|
CONFIG_MIPS_RAW_APPENDED_DTB=y
|
|
CONFIG_MIPS_SPRAM=y
|
|
CONFIG_MODULES_USE_ELF_REL=y
|
|
# CONFIG_MTD_CFI_INTELEXT is not set
|
|
CONFIG_MTD_CMDLINE_PARTS=y
|
|
CONFIG_MTD_PHYSMAP=y
|
|
CONFIG_MTD_SPI_NOR=y
|
|
CONFIG_MTD_SPI_NOR_USE_4K_SECTORS=y
|
|
CONFIG_MTD_SPI_NOR_USE_4K_SECTORS_LIMIT=16384
|
|
CONFIG_MTD_SPLIT_JIMAGE_FW=y
|
|
CONFIG_MTD_SPLIT_SEAMA_FW=y
|
|
CONFIG_MTD_SPLIT_UIMAGE_FW=y
|
|
CONFIG_NEED_DMA_MAP_STATE=y
|
|
CONFIG_NEED_PER_CPU_KM=y
|
|
CONFIG_NET_RALINK_ESW_RT3050=y
|
|
CONFIG_NET_RALINK_RT3050=y
|
|
CONFIG_NET_RALINK_SOC=y
|
|
CONFIG_NET_VENDOR_RALINK=y
|
|
CONFIG_NO_GENERIC_PCI_IOPORT_MAP=y
|
|
CONFIG_NVMEM=y
|
|
CONFIG_OF=y
|
|
CONFIG_OF_ADDRESS=y
|
|
CONFIG_OF_EARLY_FLATTREE=y
|
|
CONFIG_OF_FLATTREE=y
|
|
CONFIG_OF_GPIO=y
|
|
CONFIG_OF_IRQ=y
|
|
CONFIG_OF_KOBJ=y
|
|
CONFIG_OF_MDIO=y
|
|
CONFIG_OF_NET=y
|
|
CONFIG_PCI_DRIVERS_LEGACY=y
|
|
# CONFIG_PCI_MT7621 is not set
|
|
# CONFIG_PCI_MT7621_PHY is not set
|
|
CONFIG_PERF_USE_VMALLOC=y
|
|
CONFIG_PGTABLE_LEVELS=2
|
|
CONFIG_PHYLIB=y
|
|
CONFIG_PHY_RALINK_USB=y
|
|
CONFIG_PINCTRL=y
|
|
# CONFIG_PINCTRL_AW9523 is not set
|
|
CONFIG_PINCTRL_RT2880=y
|
|
# CONFIG_PINCTRL_SINGLE is not set
|
|
CONFIG_RALINK=y
|
|
# CONFIG_RALINK_ILL_ACC is not set
|
|
CONFIG_RALINK_WDT=y
|
|
CONFIG_REGMAP=y
|
|
CONFIG_REGMAP_MMIO=y
|
|
CONFIG_RESET_CONTROLLER=y
|
|
CONFIG_SERIAL_8250_RT288X=y
|
|
CONFIG_SERIAL_MCTRL_GPIO=y
|
|
CONFIG_SERIAL_OF_PLATFORM=y
|
|
# CONFIG_SOC_MT7620 is not set
|
|
# CONFIG_SOC_MT7621 is not set
|
|
# CONFIG_SOC_RT288X is not set
|
|
CONFIG_SOC_RT305X=y
|
|
# CONFIG_SOC_RT3883 is not set
|
|
CONFIG_SPI=y
|
|
CONFIG_SPI_MASTER=y
|
|
CONFIG_SPI_MEM=y
|
|
# CONFIG_SPI_MT7621 is not set
|
|
CONFIG_SPI_RT2880=y
|
|
CONFIG_SRCU=y
|
|
CONFIG_SWCONFIG=y
|
|
CONFIG_SWPHY=y
|
|
CONFIG_SYSCTL_EXCEPTION_TRACE=y
|
|
CONFIG_SYS_HAS_CPU_MIPS32_R1=y
|
|
CONFIG_SYS_HAS_CPU_MIPS32_R2=y
|
|
CONFIG_SYS_HAS_EARLY_PRINTK=y
|
|
CONFIG_SYS_SUPPORTS_32BIT_KERNEL=y
|
|
CONFIG_SYS_SUPPORTS_ARBIT_HZ=y
|
|
CONFIG_SYS_SUPPORTS_LITTLE_ENDIAN=y
|
|
CONFIG_SYS_SUPPORTS_MIPS16=y
|
|
CONFIG_SYS_SUPPORTS_ZBOOT=y
|
|
CONFIG_TARGET_ISA_REV=2
|
|
CONFIG_TICK_CPU_ACCOUNTING=y
|
|
CONFIG_TIMER_OF=y
|
|
CONFIG_TIMER_PROBE=y
|
|
CONFIG_TINY_SRCU=y
|
|
CONFIG_USB_SUPPORT=y
|
|
CONFIG_USE_OF=y
|
|
CONFIG_WATCHDOG_CORE=y
|