mirror of
https://github.com/openwrt/openwrt.git
synced 2024-12-20 14:13:16 +00:00
1d33ee019f
Kernel 6.3 has introduced separate C45 read/write operations, and thus split them out of the C22 operations completely so the old way of marking C45 reads and writes via the register value does not work anymore. This is causing SSDK to fail and find C45 only PHY-s such as Aquantia ones: [ 22.187877] ssdk_phy_driver_init[371]:INFO:dev_id = 0, phy_adress = 8, phy_id = 0x0 phytype doesn't match [ 22.209924] ssdk_phy_driver_init[371]:INFO:dev_id = 0, phy_adress = 0, phy_id = 0x0 phytype doesn't match This in turn causes USXGMII MAC autoneg bit to not get set and then UNIPHY autoneg will time out, causing the 10G ports not to work: [ 37.292784] uniphy autoneg time out! So, lets detect C45 reads and writes by the magic BIT(30) in the register argument and if so call separate C45 mdiobus read/write functions. Signed-off-by: Robert Marko <robimarko@gmail.com> |
||
|---|---|---|
| .. | ||
| 101-hsl_phy-add-support-for-detection-PSGMII-PHY-mode.patch | ||
| 102-qca-ssdk-support-selecting-PCS-channel-for-PORT3-on-.patch | ||
| 103-mdio-adapt-to-C22-and-C45-read-write-split.patch | ||
| 0001-config-identify-kernel-6.6.patch | ||
| 0003-Revert-qca-ssdk-enable-invoking-fdb-del-function-for.patch | ||