mirror of
https://github.com/openwrt/openwrt.git
synced 2024-12-28 09:39:00 +00:00
4070e2a64c
This target adds support for the StarFive JH7100 and JH7110 SoCs, based on 6.1, as well as a couple boards equipped with these. Specifications: SoCs: JH7100: - StarFive JH7100 dual-core RISC-V (U74, RC64GC) - additional monitoring (S7) and control (E24) cores - 2Mb L2 cache JH7110: - StarFive JH7110 quad-core RISC-V (U74, RV64GC) - additional monitoring (S7) and control (E24) cores - 2Mb L2 cache Boards: VisionFive1: - JH7100 @ 1GHz - Memory: 8Gb LPDDR4 - 4x USB3.0 - 1x GBit ethernet - AMPak 6236 wifi / bluetooth - audio - powered via USB-C VisionFive2: - JH7110 @ 1.5GHz - Memory: 2/4/8Gb DDR4 - 2x Gbit ethernet - 2x USB3.0 / 2x USB2.0 - eMMC / SDIO - various multimedia input/outputs (MIPI CSI, HDMI, audio) - M.2 key M slot - PoE support - powered via USB-C Installation: Standard SD-card installation via dd-ing the generated image to an SD-card of at least 256Mb. Signed-off-by: Zoltan HERPAI <wigyori@uid0.hu>
49 lines
1.6 KiB
Diff
49 lines
1.6 KiB
Diff
From f684a12dac29522c6ce9d504522f75dcf024fc5f Mon Sep 17 00:00:00 2001
|
|
From: Emil Renner Berthing <kernel@esmil.dk>
|
|
Date: Sat, 20 Nov 2021 19:29:25 +0100
|
|
Subject: [PATCH 1020/1024] dt-bindings: reset: Add StarFive JH7100 audio reset
|
|
definitions
|
|
|
|
Add all resets for the StarFive JH7100 audio reset controller.
|
|
|
|
Signed-off-by: Emil Renner Berthing <kernel@esmil.dk>
|
|
---
|
|
.../dt-bindings/reset/starfive-jh7100-audio.h | 31 +++++++++++++++++++
|
|
1 file changed, 31 insertions(+)
|
|
create mode 100644 include/dt-bindings/reset/starfive-jh7100-audio.h
|
|
|
|
--- /dev/null
|
|
+++ b/include/dt-bindings/reset/starfive-jh7100-audio.h
|
|
@@ -0,0 +1,31 @@
|
|
+/* SPDX-License-Identifier: GPL-2.0 OR MIT */
|
|
+/*
|
|
+ * Copyright (C) 2021 Emil Renner Berthing
|
|
+ */
|
|
+
|
|
+#ifndef __DT_BINDINGS_RESET_STARFIVE_JH7100_AUDIO_H__
|
|
+#define __DT_BINDINGS_RESET_STARFIVE_JH7100_AUDIO_H__
|
|
+
|
|
+#define JH7100_AUDRSTN_APB_BUS 0
|
|
+#define JH7100_AUDRSTN_I2SADC_APB 1
|
|
+#define JH7100_AUDRSTN_I2SADC_SRST 2
|
|
+#define JH7100_AUDRSTN_PDM_APB 3
|
|
+#define JH7100_AUDRSTN_I2SVAD_APB 4
|
|
+#define JH7100_AUDRSTN_I2SVAD_SRST 5
|
|
+#define JH7100_AUDRSTN_SPDIF_APB 6
|
|
+#define JH7100_AUDRSTN_PWMDAC_APB 7
|
|
+#define JH7100_AUDRSTN_I2SDAC_APB 8
|
|
+#define JH7100_AUDRSTN_I2SDAC_SRST 9
|
|
+#define JH7100_AUDRSTN_I2S1_APB 10
|
|
+#define JH7100_AUDRSTN_I2S1_SRST 11
|
|
+#define JH7100_AUDRSTN_I2SDAC16K_APB 12
|
|
+#define JH7100_AUDRSTN_I2SDAC16K_SRST 13
|
|
+#define JH7100_AUDRSTN_DMA1P_AHB 14
|
|
+#define JH7100_AUDRSTN_USB_APB 15
|
|
+#define JH7100_AUDRST_USB_AXI 16
|
|
+#define JH7100_AUDRST_USB_PWRUP_RST_N 17
|
|
+#define JH7100_AUDRST_USB_PONRST 18
|
|
+
|
|
+#define JH7100_AUDRSTN_END 19
|
|
+
|
|
+#endif /* __DT_BINDINGS_RESET_STARFIVE_JH7100_AUDIO_H__ */
|