mirror of
https://github.com/openwrt/openwrt.git
synced 2024-12-28 09:39:00 +00:00
4070e2a64c
This target adds support for the StarFive JH7100 and JH7110 SoCs, based on 6.1, as well as a couple boards equipped with these. Specifications: SoCs: JH7100: - StarFive JH7100 dual-core RISC-V (U74, RC64GC) - additional monitoring (S7) and control (E24) cores - 2Mb L2 cache JH7110: - StarFive JH7110 quad-core RISC-V (U74, RV64GC) - additional monitoring (S7) and control (E24) cores - 2Mb L2 cache Boards: VisionFive1: - JH7100 @ 1GHz - Memory: 8Gb LPDDR4 - 4x USB3.0 - 1x GBit ethernet - AMPak 6236 wifi / bluetooth - audio - powered via USB-C VisionFive2: - JH7110 @ 1.5GHz - Memory: 2/4/8Gb DDR4 - 2x Gbit ethernet - 2x USB3.0 / 2x USB2.0 - eMMC / SDIO - various multimedia input/outputs (MIPI CSI, HDMI, audio) - M.2 key M slot - PoE support - powered via USB-C Installation: Standard SD-card installation via dd-ing the generated image to an SD-card of at least 256Mb. Signed-off-by: Zoltan HERPAI <wigyori@uid0.hu>
77 lines
1.9 KiB
Diff
77 lines
1.9 KiB
Diff
From 0b99a4626c7e148df128c6a8cb686d500431189b Mon Sep 17 00:00:00 2001
|
|
From: Jia Jie Ho <jiajie.ho@starfivetech.com>
|
|
Date: Tue, 17 Jan 2023 09:54:43 +0800
|
|
Subject: [PATCH 101/122] dt-bindings: rng: Add StarFive TRNG module
|
|
|
|
Add documentation to describe Starfive true random number generator
|
|
module.
|
|
|
|
Co-developed-by: Jenny Zhang <jenny.zhang@starfivetech.com>
|
|
Signed-off-by: Jenny Zhang <jenny.zhang@starfivetech.com>
|
|
Signed-off-by: Jia Jie Ho <jiajie.ho@starfivetech.com>
|
|
Reviewed-by: Krzysztof Kozlowski <krzysztof.kozlowski@linaro.org>
|
|
Reviewed-by: Conor Dooley <conor.dooley@microchip.com>
|
|
---
|
|
.../bindings/rng/starfive,jh7110-trng.yaml | 55 +++++++++++++++++++
|
|
1 file changed, 55 insertions(+)
|
|
create mode 100644 Documentation/devicetree/bindings/rng/starfive,jh7110-trng.yaml
|
|
|
|
--- /dev/null
|
|
+++ b/Documentation/devicetree/bindings/rng/starfive,jh7110-trng.yaml
|
|
@@ -0,0 +1,55 @@
|
|
+# SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause)
|
|
+%YAML 1.2
|
|
+---
|
|
+$id: http://devicetree.org/schemas/rng/starfive,jh7110-trng.yaml#
|
|
+$schema: http://devicetree.org/meta-schemas/core.yaml#
|
|
+
|
|
+title: StarFive SoC TRNG Module
|
|
+
|
|
+maintainers:
|
|
+ - Jia Jie Ho <jiajie.ho@starfivetech.com>
|
|
+
|
|
+properties:
|
|
+ compatible:
|
|
+ const: starfive,jh7110-trng
|
|
+
|
|
+ reg:
|
|
+ maxItems: 1
|
|
+
|
|
+ clocks:
|
|
+ items:
|
|
+ - description: Hardware reference clock
|
|
+ - description: AHB reference clock
|
|
+
|
|
+ clock-names:
|
|
+ items:
|
|
+ - const: hclk
|
|
+ - const: ahb
|
|
+
|
|
+ resets:
|
|
+ maxItems: 1
|
|
+
|
|
+ interrupts:
|
|
+ maxItems: 1
|
|
+
|
|
+required:
|
|
+ - compatible
|
|
+ - reg
|
|
+ - clocks
|
|
+ - clock-names
|
|
+ - resets
|
|
+ - interrupts
|
|
+
|
|
+additionalProperties: false
|
|
+
|
|
+examples:
|
|
+ - |
|
|
+ rng: rng@1600C000 {
|
|
+ compatible = "starfive,jh7110-trng";
|
|
+ reg = <0x1600C000 0x4000>;
|
|
+ clocks = <&clk 15>, <&clk 16>;
|
|
+ clock-names = "hclk", "ahb";
|
|
+ resets = <&reset 3>;
|
|
+ interrupts = <30>;
|
|
+ };
|
|
+...
|