mirror of
https://github.com/openwrt/openwrt.git
synced 2024-12-28 09:39:00 +00:00
4070e2a64c
This target adds support for the StarFive JH7100 and JH7110 SoCs, based on 6.1, as well as a couple boards equipped with these. Specifications: SoCs: JH7100: - StarFive JH7100 dual-core RISC-V (U74, RC64GC) - additional monitoring (S7) and control (E24) cores - 2Mb L2 cache JH7110: - StarFive JH7110 quad-core RISC-V (U74, RV64GC) - additional monitoring (S7) and control (E24) cores - 2Mb L2 cache Boards: VisionFive1: - JH7100 @ 1GHz - Memory: 8Gb LPDDR4 - 4x USB3.0 - 1x GBit ethernet - AMPak 6236 wifi / bluetooth - audio - powered via USB-C VisionFive2: - JH7110 @ 1.5GHz - Memory: 2/4/8Gb DDR4 - 2x Gbit ethernet - 2x USB3.0 / 2x USB2.0 - eMMC / SDIO - various multimedia input/outputs (MIPI CSI, HDMI, audio) - M.2 key M slot - PoE support - powered via USB-C Installation: Standard SD-card installation via dd-ing the generated image to an SD-card of at least 256Mb. Signed-off-by: Zoltan HERPAI <wigyori@uid0.hu>
78 lines
2.5 KiB
Diff
78 lines
2.5 KiB
Diff
From d57245d420a2ced6a588cc6e03e2eaacbbf1bfb2 Mon Sep 17 00:00:00 2001
|
|
From: Minda Chen <minda.chen@starfivetech.com>
|
|
Date: Thu, 18 May 2023 19:27:45 +0800
|
|
Subject: [PATCH 088/122] dt-bindings: phy: Add StarFive JH7110 PCIe PHY
|
|
|
|
Add StarFive JH7110 SoC PCIe 2.0 PHY dt-binding.
|
|
PCIe PHY0 (phy@10210000) can be used as USB 3.0 PHY.
|
|
|
|
Signed-off-by: Minda Chen <minda.chen@starfivetech.com>
|
|
Reviewed-by: Hal Feng <hal.feng@starfivetech.com>
|
|
Reviewed-by: Rob Herring <robh@kernel.org>
|
|
---
|
|
.../phy/starfive,jh7110-pcie-phy.yaml | 58 +++++++++++++++++++
|
|
1 file changed, 58 insertions(+)
|
|
create mode 100644 Documentation/devicetree/bindings/phy/starfive,jh7110-pcie-phy.yaml
|
|
|
|
--- /dev/null
|
|
+++ b/Documentation/devicetree/bindings/phy/starfive,jh7110-pcie-phy.yaml
|
|
@@ -0,0 +1,58 @@
|
|
+# SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause)
|
|
+%YAML 1.2
|
|
+---
|
|
+$id: http://devicetree.org/schemas/phy/starfive,jh7110-pcie-phy.yaml#
|
|
+$schema: http://devicetree.org/meta-schemas/core.yaml#
|
|
+
|
|
+title: StarFive JH7110 PCIe 2.0 PHY
|
|
+
|
|
+maintainers:
|
|
+ - Minda Chen <minda.chen@starfivetech.com>
|
|
+
|
|
+properties:
|
|
+ compatible:
|
|
+ const: starfive,jh7110-pcie-phy
|
|
+
|
|
+ reg:
|
|
+ maxItems: 1
|
|
+
|
|
+ "#phy-cells":
|
|
+ const: 0
|
|
+
|
|
+ starfive,sys-syscon:
|
|
+ $ref: /schemas/types.yaml#/definitions/phandle-array
|
|
+ items:
|
|
+ - items:
|
|
+ - description: phandle to System Register Controller sys_syscon node.
|
|
+ - description: PHY connect offset of SYS_SYSCONSAIF__SYSCFG register for USB PHY.
|
|
+ description:
|
|
+ The phandle to System Register Controller syscon node and the PHY connect offset
|
|
+ of SYS_SYSCONSAIF__SYSCFG register. Connect PHY to USB3 controller.
|
|
+
|
|
+ starfive,stg-syscon:
|
|
+ $ref: /schemas/types.yaml#/definitions/phandle-array
|
|
+ items:
|
|
+ - items:
|
|
+ - description: phandle to System Register Controller stg_syscon node.
|
|
+ - description: PHY mode offset of STG_SYSCONSAIF__SYSCFG register.
|
|
+ - description: PHY enable for USB offset of STG_SYSCONSAIF__SYSCFG register.
|
|
+ description:
|
|
+ The phandle to System Register Controller syscon node and the offset
|
|
+ of STG_SYSCONSAIF__SYSCFG register for PCIe PHY. Total 2 regsisters offset.
|
|
+
|
|
+required:
|
|
+ - compatible
|
|
+ - reg
|
|
+ - "#phy-cells"
|
|
+
|
|
+additionalProperties: false
|
|
+
|
|
+examples:
|
|
+ - |
|
|
+ phy@10210000 {
|
|
+ compatible = "starfive,jh7110-pcie-phy";
|
|
+ reg = <0x10210000 0x10000>;
|
|
+ #phy-cells = <0>;
|
|
+ starfive,sys-syscon = <&sys_syscon 0x18>;
|
|
+ starfive,stg-syscon = <&stg_syscon 0x148 0x1f4>;
|
|
+ };
|