mirror of
https://github.com/openwrt/openwrt.git
synced 2024-12-28 09:39:00 +00:00
4070e2a64c
This target adds support for the StarFive JH7100 and JH7110 SoCs, based on 6.1, as well as a couple boards equipped with these. Specifications: SoCs: JH7100: - StarFive JH7100 dual-core RISC-V (U74, RC64GC) - additional monitoring (S7) and control (E24) cores - 2Mb L2 cache JH7110: - StarFive JH7110 quad-core RISC-V (U74, RV64GC) - additional monitoring (S7) and control (E24) cores - 2Mb L2 cache Boards: VisionFive1: - JH7100 @ 1GHz - Memory: 8Gb LPDDR4 - 4x USB3.0 - 1x GBit ethernet - AMPak 6236 wifi / bluetooth - audio - powered via USB-C VisionFive2: - JH7110 @ 1.5GHz - Memory: 2/4/8Gb DDR4 - 2x Gbit ethernet - 2x USB3.0 / 2x USB2.0 - eMMC / SDIO - various multimedia input/outputs (MIPI CSI, HDMI, audio) - M.2 key M slot - PoE support - powered via USB-C Installation: Standard SD-card installation via dd-ing the generated image to an SD-card of at least 256Mb. Signed-off-by: Zoltan HERPAI <wigyori@uid0.hu>
307 lines
8.2 KiB
Diff
307 lines
8.2 KiB
Diff
From 243b040c3517093309a41877e3c1c6e8a7540071 Mon Sep 17 00:00:00 2001
|
|
From: Jack Zhu <jack.zhu@starfivetech.com>
|
|
Date: Tue, 23 May 2023 16:56:22 +0800
|
|
Subject: [PATCH 076/122] media: dt-bindings: cadence-csi2rx: Convert to DT
|
|
schema
|
|
|
|
Convert DT bindings document for Cadence MIPI-CSI2 RX controller to
|
|
DT schema format.
|
|
|
|
For compatible, new compatibles should not be messed with conversion,
|
|
but the original binding did not specify any SoC-specific compatible
|
|
string, so add the StarFive compatible string.
|
|
|
|
Reviewed-by: Krzysztof Kozlowski <krzysztof.kozlowski@linaro.org>
|
|
Reviewed-by: Laurent Pinchart <laurent.pinchart@ideasonboard.com>
|
|
Signed-off-by: Jack Zhu <jack.zhu@starfivetech.com>
|
|
---
|
|
.../devicetree/bindings/media/cdns,csi2rx.txt | 100 ----------
|
|
.../bindings/media/cdns,csi2rx.yaml | 177 ++++++++++++++++++
|
|
2 files changed, 177 insertions(+), 100 deletions(-)
|
|
delete mode 100644 Documentation/devicetree/bindings/media/cdns,csi2rx.txt
|
|
create mode 100644 Documentation/devicetree/bindings/media/cdns,csi2rx.yaml
|
|
|
|
--- a/Documentation/devicetree/bindings/media/cdns,csi2rx.txt
|
|
+++ /dev/null
|
|
@@ -1,100 +0,0 @@
|
|
-Cadence MIPI-CSI2 RX controller
|
|
-===============================
|
|
-
|
|
-The Cadence MIPI-CSI2 RX controller is a CSI-2 bridge supporting up to 4 CSI
|
|
-lanes in input, and 4 different pixel streams in output.
|
|
-
|
|
-Required properties:
|
|
- - compatible: must be set to "cdns,csi2rx" and an SoC-specific compatible
|
|
- - reg: base address and size of the memory mapped region
|
|
- - clocks: phandles to the clocks driving the controller
|
|
- - clock-names: must contain:
|
|
- * sys_clk: main clock
|
|
- * p_clk: register bank clock
|
|
- * pixel_if[0-3]_clk: pixel stream output clock, one for each stream
|
|
- implemented in hardware, between 0 and 3
|
|
-
|
|
-Optional properties:
|
|
- - phys: phandle to the external D-PHY, phy-names must be provided
|
|
- - phy-names: must contain "dphy", if the implementation uses an
|
|
- external D-PHY
|
|
-
|
|
-Required subnodes:
|
|
- - ports: A ports node with one port child node per device input and output
|
|
- port, in accordance with the video interface bindings defined in
|
|
- Documentation/devicetree/bindings/media/video-interfaces.txt. The
|
|
- port nodes are numbered as follows:
|
|
-
|
|
- Port Description
|
|
- -----------------------------
|
|
- 0 CSI-2 input
|
|
- 1 Stream 0 output
|
|
- 2 Stream 1 output
|
|
- 3 Stream 2 output
|
|
- 4 Stream 3 output
|
|
-
|
|
- The stream output port nodes are optional if they are not
|
|
- connected to anything at the hardware level or implemented
|
|
- in the design.Since there is only one endpoint per port,
|
|
- the endpoints are not numbered.
|
|
-
|
|
-
|
|
-Example:
|
|
-
|
|
-csi2rx: csi-bridge@0d060000 {
|
|
- compatible = "cdns,csi2rx";
|
|
- reg = <0x0d060000 0x1000>;
|
|
- clocks = <&byteclock>, <&byteclock>
|
|
- <&coreclock>, <&coreclock>,
|
|
- <&coreclock>, <&coreclock>;
|
|
- clock-names = "sys_clk", "p_clk",
|
|
- "pixel_if0_clk", "pixel_if1_clk",
|
|
- "pixel_if2_clk", "pixel_if3_clk";
|
|
-
|
|
- ports {
|
|
- #address-cells = <1>;
|
|
- #size-cells = <0>;
|
|
-
|
|
- port@0 {
|
|
- reg = <0>;
|
|
-
|
|
- csi2rx_in_sensor: endpoint {
|
|
- remote-endpoint = <&sensor_out_csi2rx>;
|
|
- clock-lanes = <0>;
|
|
- data-lanes = <1 2>;
|
|
- };
|
|
- };
|
|
-
|
|
- port@1 {
|
|
- reg = <1>;
|
|
-
|
|
- csi2rx_out_grabber0: endpoint {
|
|
- remote-endpoint = <&grabber0_in_csi2rx>;
|
|
- };
|
|
- };
|
|
-
|
|
- port@2 {
|
|
- reg = <2>;
|
|
-
|
|
- csi2rx_out_grabber1: endpoint {
|
|
- remote-endpoint = <&grabber1_in_csi2rx>;
|
|
- };
|
|
- };
|
|
-
|
|
- port@3 {
|
|
- reg = <3>;
|
|
-
|
|
- csi2rx_out_grabber2: endpoint {
|
|
- remote-endpoint = <&grabber2_in_csi2rx>;
|
|
- };
|
|
- };
|
|
-
|
|
- port@4 {
|
|
- reg = <4>;
|
|
-
|
|
- csi2rx_out_grabber3: endpoint {
|
|
- remote-endpoint = <&grabber3_in_csi2rx>;
|
|
- };
|
|
- };
|
|
- };
|
|
-};
|
|
--- /dev/null
|
|
+++ b/Documentation/devicetree/bindings/media/cdns,csi2rx.yaml
|
|
@@ -0,0 +1,177 @@
|
|
+# SPDX-License-Identifier: (GPL-2.0 OR BSD-2-Clause)
|
|
+%YAML 1.2
|
|
+---
|
|
+$id: http://devicetree.org/schemas/media/cdns,csi2rx.yaml#
|
|
+$schema: http://devicetree.org/meta-schemas/core.yaml#
|
|
+
|
|
+title: Cadence MIPI-CSI2 RX controller
|
|
+
|
|
+maintainers:
|
|
+ - Maxime Ripard <mripard@kernel.org>
|
|
+
|
|
+description:
|
|
+ The Cadence MIPI-CSI2 RX controller is a CSI-2 bridge supporting up to 4 CSI
|
|
+ lanes in input, and 4 different pixel streams in output.
|
|
+
|
|
+properties:
|
|
+ compatible:
|
|
+ items:
|
|
+ - enum:
|
|
+ - starfive,jh7110-csi2rx
|
|
+ - const: cdns,csi2rx
|
|
+
|
|
+ reg:
|
|
+ maxItems: 1
|
|
+
|
|
+ clocks:
|
|
+ items:
|
|
+ - description: CSI2Rx system clock
|
|
+ - description: Gated Register bank clock for APB interface
|
|
+ - description: pixel Clock for Stream interface 0
|
|
+ - description: pixel Clock for Stream interface 1
|
|
+ - description: pixel Clock for Stream interface 2
|
|
+ - description: pixel Clock for Stream interface 3
|
|
+
|
|
+ clock-names:
|
|
+ items:
|
|
+ - const: sys_clk
|
|
+ - const: p_clk
|
|
+ - const: pixel_if0_clk
|
|
+ - const: pixel_if1_clk
|
|
+ - const: pixel_if2_clk
|
|
+ - const: pixel_if3_clk
|
|
+
|
|
+ phys:
|
|
+ maxItems: 1
|
|
+ description: MIPI D-PHY
|
|
+
|
|
+ phy-names:
|
|
+ items:
|
|
+ - const: dphy
|
|
+
|
|
+ ports:
|
|
+ $ref: /schemas/graph.yaml#/properties/ports
|
|
+
|
|
+ properties:
|
|
+ port@0:
|
|
+ $ref: /schemas/graph.yaml#/$defs/port-base
|
|
+ unevaluatedProperties: false
|
|
+ description:
|
|
+ Input port node, single endpoint describing the CSI-2 transmitter.
|
|
+
|
|
+ properties:
|
|
+ endpoint:
|
|
+ $ref: video-interfaces.yaml#
|
|
+ unevaluatedProperties: false
|
|
+
|
|
+ properties:
|
|
+ bus-type:
|
|
+ const: 4
|
|
+
|
|
+ clock-lanes:
|
|
+ const: 0
|
|
+
|
|
+ data-lanes:
|
|
+ minItems: 1
|
|
+ maxItems: 4
|
|
+ items:
|
|
+ maximum: 4
|
|
+
|
|
+ required:
|
|
+ - data-lanes
|
|
+
|
|
+ port@1:
|
|
+ $ref: /schemas/graph.yaml#/properties/port
|
|
+ description:
|
|
+ Stream 0 Output port node
|
|
+
|
|
+ port@2:
|
|
+ $ref: /schemas/graph.yaml#/properties/port
|
|
+ description:
|
|
+ Stream 1 Output port node
|
|
+
|
|
+ port@3:
|
|
+ $ref: /schemas/graph.yaml#/properties/port
|
|
+ description:
|
|
+ Stream 2 Output port node
|
|
+
|
|
+ port@4:
|
|
+ $ref: /schemas/graph.yaml#/properties/port
|
|
+ description:
|
|
+ Stream 3 Output port node
|
|
+
|
|
+ required:
|
|
+ - port@0
|
|
+
|
|
+required:
|
|
+ - compatible
|
|
+ - reg
|
|
+ - clocks
|
|
+ - clock-names
|
|
+ - ports
|
|
+
|
|
+additionalProperties: false
|
|
+
|
|
+examples:
|
|
+ - |
|
|
+ csi@d060000 {
|
|
+ compatible = "starfive,jh7110-csi2rx", "cdns,csi2rx";
|
|
+ reg = <0x0d060000 0x1000>;
|
|
+ clocks = <&byteclock 7>, <&byteclock 6>,
|
|
+ <&coreclock 8>, <&coreclock 9>,
|
|
+ <&coreclock 10>, <&coreclock 11>;
|
|
+ clock-names = "sys_clk", "p_clk",
|
|
+ "pixel_if0_clk", "pixel_if1_clk",
|
|
+ "pixel_if2_clk", "pixel_if3_clk";
|
|
+ phys = <&csi_phy>;
|
|
+ phy-names = "dphy";
|
|
+
|
|
+ ports {
|
|
+ #address-cells = <1>;
|
|
+ #size-cells = <0>;
|
|
+
|
|
+ port@0 {
|
|
+ reg = <0>;
|
|
+
|
|
+ csi2rx_in_sensor: endpoint {
|
|
+ remote-endpoint = <&sensor_out_csi2rx>;
|
|
+ clock-lanes = <0>;
|
|
+ data-lanes = <1 2>;
|
|
+ };
|
|
+ };
|
|
+
|
|
+ port@1 {
|
|
+ reg = <1>;
|
|
+
|
|
+ csi2rx_out_grabber0: endpoint {
|
|
+ remote-endpoint = <&grabber0_in_csi2rx>;
|
|
+ };
|
|
+ };
|
|
+
|
|
+ port@2 {
|
|
+ reg = <2>;
|
|
+
|
|
+ csi2rx_out_grabber1: endpoint {
|
|
+ remote-endpoint = <&grabber1_in_csi2rx>;
|
|
+ };
|
|
+ };
|
|
+
|
|
+ port@3 {
|
|
+ reg = <3>;
|
|
+
|
|
+ csi2rx_out_grabber2: endpoint {
|
|
+ remote-endpoint = <&grabber2_in_csi2rx>;
|
|
+ };
|
|
+ };
|
|
+
|
|
+ port@4 {
|
|
+ reg = <4>;
|
|
+
|
|
+ csi2rx_out_grabber3: endpoint {
|
|
+ remote-endpoint = <&grabber3_in_csi2rx>;
|
|
+ };
|
|
+ };
|
|
+ };
|
|
+ };
|
|
+
|
|
+...
|