mirror of
https://github.com/openwrt/openwrt.git
synced 2024-12-28 09:39:00 +00:00
4070e2a64c
This target adds support for the StarFive JH7100 and JH7110 SoCs, based on 6.1, as well as a couple boards equipped with these. Specifications: SoCs: JH7100: - StarFive JH7100 dual-core RISC-V (U74, RC64GC) - additional monitoring (S7) and control (E24) cores - 2Mb L2 cache JH7110: - StarFive JH7110 quad-core RISC-V (U74, RV64GC) - additional monitoring (S7) and control (E24) cores - 2Mb L2 cache Boards: VisionFive1: - JH7100 @ 1GHz - Memory: 8Gb LPDDR4 - 4x USB3.0 - 1x GBit ethernet - AMPak 6236 wifi / bluetooth - audio - powered via USB-C VisionFive2: - JH7110 @ 1.5GHz - Memory: 2/4/8Gb DDR4 - 2x Gbit ethernet - 2x USB3.0 / 2x USB2.0 - eMMC / SDIO - various multimedia input/outputs (MIPI CSI, HDMI, audio) - M.2 key M slot - PoE support - powered via USB-C Installation: Standard SD-card installation via dd-ing the generated image to an SD-card of at least 256Mb. Signed-off-by: Zoltan HERPAI <wigyori@uid0.hu>
87 lines
2.4 KiB
Diff
87 lines
2.4 KiB
Diff
From 35bc6491a7b24872155a616f7770d3a5d6e40344 Mon Sep 17 00:00:00 2001
|
|
From: Walker Chen <walker.chen@starfivetech.com>
|
|
Date: Thu, 19 Jan 2023 17:44:46 +0800
|
|
Subject: [PATCH 035/122] dt-bindings: power: Add starfive,jh7110-pmu
|
|
|
|
Add bindings for the Power Management Unit on the StarFive JH7110 SoC.
|
|
|
|
Signed-off-by: Walker Chen <walker.chen@starfivetech.com>
|
|
Reviewed-by: Krzysztof Kozlowski <krzysztof.kozlowski@linaro.org>
|
|
Reviewed-by: Conor Dooley <conor.dooley@microchip.com>
|
|
Reviewed-by: Heiko Stuebner <heiko@sntech.de>
|
|
---
|
|
.../bindings/power/starfive,jh7110-pmu.yaml | 45 +++++++++++++++++++
|
|
.../dt-bindings/power/starfive,jh7110-pmu.h | 17 +++++++
|
|
2 files changed, 62 insertions(+)
|
|
create mode 100644 Documentation/devicetree/bindings/power/starfive,jh7110-pmu.yaml
|
|
create mode 100644 include/dt-bindings/power/starfive,jh7110-pmu.h
|
|
|
|
--- /dev/null
|
|
+++ b/Documentation/devicetree/bindings/power/starfive,jh7110-pmu.yaml
|
|
@@ -0,0 +1,45 @@
|
|
+# SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause)
|
|
+%YAML 1.2
|
|
+---
|
|
+$id: http://devicetree.org/schemas/power/starfive,jh7110-pmu.yaml#
|
|
+$schema: http://devicetree.org/meta-schemas/core.yaml#
|
|
+
|
|
+title: StarFive JH7110 Power Management Unit
|
|
+
|
|
+maintainers:
|
|
+ - Walker Chen <walker.chen@starfivetech.com>
|
|
+
|
|
+description: |
|
|
+ StarFive JH7110 SoC includes support for multiple power domains which can be
|
|
+ powered on/off by software based on different application scenes to save power.
|
|
+
|
|
+properties:
|
|
+ compatible:
|
|
+ enum:
|
|
+ - starfive,jh7110-pmu
|
|
+
|
|
+ reg:
|
|
+ maxItems: 1
|
|
+
|
|
+ interrupts:
|
|
+ maxItems: 1
|
|
+
|
|
+ "#power-domain-cells":
|
|
+ const: 1
|
|
+
|
|
+required:
|
|
+ - compatible
|
|
+ - reg
|
|
+ - interrupts
|
|
+ - "#power-domain-cells"
|
|
+
|
|
+additionalProperties: false
|
|
+
|
|
+examples:
|
|
+ - |
|
|
+ pwrc: power-controller@17030000 {
|
|
+ compatible = "starfive,jh7110-pmu";
|
|
+ reg = <0x17030000 0x10000>;
|
|
+ interrupts = <111>;
|
|
+ #power-domain-cells = <1>;
|
|
+ };
|
|
--- /dev/null
|
|
+++ b/include/dt-bindings/power/starfive,jh7110-pmu.h
|
|
@@ -0,0 +1,17 @@
|
|
+/* SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause) */
|
|
+/*
|
|
+ * Copyright (C) 2022 StarFive Technology Co., Ltd.
|
|
+ * Author: Walker Chen <walker.chen@starfivetech.com>
|
|
+ */
|
|
+#ifndef __DT_BINDINGS_POWER_JH7110_POWER_H__
|
|
+#define __DT_BINDINGS_POWER_JH7110_POWER_H__
|
|
+
|
|
+#define JH7110_PD_SYSTOP 0
|
|
+#define JH7110_PD_CPU 1
|
|
+#define JH7110_PD_GPUA 2
|
|
+#define JH7110_PD_VDEC 3
|
|
+#define JH7110_PD_VOUT 4
|
|
+#define JH7110_PD_ISP 5
|
|
+#define JH7110_PD_VENC 6
|
|
+
|
|
+#endif
|