mirror of
https://github.com/openwrt/openwrt.git
synced 2024-12-28 01:28:59 +00:00
39bf2aee0e
Added the new configuration options: CONFIG_HARDEN_BRANCH_HISTORY=y CONFIG_MITIGATE_SPECTRE_BRANCH_HISTORY=y Manually adapted: target/linux/generic/hack-5.4/220-gc_sections.patch Compile-tested: lantiq/xrx200, armvirt/64 Run-tested: lantiq/xrx200, armvirt/64 Signed-off-by: Hauke Mehrtens <hauke@hauke-m.de>
45 lines
1.7 KiB
Diff
45 lines
1.7 KiB
Diff
From 1b5a2dd9e266d78d5fddd7e6b116e47ba9577b5e Mon Sep 17 00:00:00 2001
|
|
From: =?UTF-8?q?Pali=20Roh=C3=A1r?= <pali@kernel.org>
|
|
Date: Thu, 30 Apr 2020 10:06:25 +0200
|
|
Subject: [PATCH] arm64: dts: marvell: armada-37xx: Move PCIe max-link-speed
|
|
property
|
|
MIME-Version: 1.0
|
|
Content-Type: text/plain; charset=UTF-8
|
|
Content-Transfer-Encoding: 8bit
|
|
|
|
Move the max-link-speed property of the PCIe node from board specific
|
|
device tree files to the generic armada-37xx.dtsi.
|
|
|
|
Armada 37xx supports only PCIe gen2 speed so max-link-speed property
|
|
should be in the generic armada-37xx.dtsi file.
|
|
|
|
Signed-off-by: Pali Rohár <pali@kernel.org>
|
|
Tested-by: Tomasz Maciej Nowak <tmn505@gmail.com>
|
|
Acked-by: Thomas Petazzoni <thomas.petazzoni@bootlin.com>
|
|
Signed-off-by: Gregory CLEMENT <gregory.clement@bootlin.com>
|
|
---
|
|
arch/arm64/boot/dts/marvell/armada-3720-turris-mox.dts | 1 -
|
|
arch/arm64/boot/dts/marvell/armada-37xx.dtsi | 1 +
|
|
2 files changed, 1 insertion(+), 1 deletion(-)
|
|
|
|
--- a/arch/arm64/boot/dts/marvell/armada-3720-turris-mox.dts
|
|
+++ b/arch/arm64/boot/dts/marvell/armada-3720-turris-mox.dts
|
|
@@ -132,7 +132,6 @@
|
|
pinctrl-names = "default";
|
|
pinctrl-0 = <&pcie_reset_pins &pcie_clkreq_pins>;
|
|
status = "okay";
|
|
- max-link-speed = <2>;
|
|
reset-gpios = <&gpiosb 3 GPIO_ACTIVE_LOW>;
|
|
/*
|
|
* U-Boot port for Turris Mox has a bug which always expects that "ranges" DT property
|
|
--- a/arch/arm64/boot/dts/marvell/armada-37xx.dtsi
|
|
+++ b/arch/arm64/boot/dts/marvell/armada-37xx.dtsi
|
|
@@ -501,6 +501,7 @@
|
|
<0 0 0 2 &pcie_intc 1>,
|
|
<0 0 0 3 &pcie_intc 2>,
|
|
<0 0 0 4 &pcie_intc 3>;
|
|
+ max-link-speed = <2>;
|
|
phys = <&comphy1 0>;
|
|
pcie_intc: interrupt-controller {
|
|
interrupt-controller;
|