mirror of
https://github.com/openwrt/openwrt.git
synced 2024-12-21 06:33:41 +00:00
121 lines
3.4 KiB
C
121 lines
3.4 KiB
C
#ifndef _XHCI_MTK_H
|
|
#define _XHCI_MTK_H
|
|
|
|
#include <linux/usb.h>
|
|
#include "xhci.h"
|
|
|
|
#define SSUSB_U3_XHCI_BASE 0xBE1C0000
|
|
#define SSUSB_U3_MAC_BASE 0xBE1C2400
|
|
#define SSUSB_U3_SYS_BASE 0xBE1C2600
|
|
#define SSUSB_U2_SYS_BASE 0xBE1C3400
|
|
#define SSUB_SIF_SLV_TOP 0xBE1D0000
|
|
#define SIFSLV_IPPC (SSUB_SIF_SLV_TOP + 0x700)
|
|
|
|
#define U3_PIPE_LATCH_SEL_ADD SSUSB_U3_MAC_BASE + 0x130
|
|
#define U3_PIPE_LATCH_TX 0
|
|
#define U3_PIPE_LATCH_RX 0
|
|
|
|
#define U3_UX_EXIT_LFPS_TIMING_PAR 0xa0
|
|
#define U3_REF_CK_PAR 0xb0
|
|
#define U3_RX_UX_EXIT_LFPS_REF_OFFSET 8
|
|
#define U3_RX_UX_EXIT_LFPS_REF 3
|
|
#define U3_REF_CK_VAL 10
|
|
|
|
#define U3_TIMING_PULSE_CTRL 0xb4
|
|
#define CNT_1US_VALUE 63 //62.5MHz:63, 70MHz:70, 80MHz:80, 100MHz:100, 125MHz:125
|
|
|
|
#define USB20_TIMING_PARAMETER 0x40
|
|
#define TIME_VALUE_1US 63 //62.5MHz:63, 80MHz:80, 100MHz:100, 125MHz:125
|
|
|
|
#define LINK_PM_TIMER 0x8
|
|
#define PM_LC_TIMEOUT_VALUE 3
|
|
|
|
#define XHCI_IMOD 0x624
|
|
#define XHCI_IMOD_MT7621_VALUE 0x10
|
|
|
|
#define SSUSB_HDMA_CFG 0x950
|
|
#define SSUSB_HDMA_CFG_MT7621_VALUE 0x10E0E0C
|
|
|
|
#define U3_LTSSM_TIMING_PARAMETER3 0x2514
|
|
#define U3_LTSSM_TIMING_PARAMETER3_VALUE 0x3E8012C
|
|
|
|
#define U2_PHYD_CR1 0x64
|
|
|
|
#define SSUSB_IP_SPAR0 0xC8
|
|
|
|
#define SYNC_HS_EOF 0x938
|
|
#define SYNC_HS_EOF_VALUE 0x201F3
|
|
|
|
#define HSCH_CFG1 0x960
|
|
#define SCH2_FIFO_DEPTH_OFFSET 16
|
|
|
|
|
|
#define SSUSB_IP_PW_CTRL (SIFSLV_IPPC+0x0)
|
|
#define SSUSB_IP_SW_RST (1<<0)
|
|
#define SSUSB_IP_PW_CTRL_1 (SIFSLV_IPPC+0x4)
|
|
#define SSUSB_IP_PDN (1<<0)
|
|
#define SSUSB_U3_CTRL(p) (SIFSLV_IPPC+0x30+(p*0x08))
|
|
#define SSUSB_U3_PORT_DIS (1<<0)
|
|
#define SSUSB_U3_PORT_PDN (1<<1)
|
|
#define SSUSB_U3_PORT_HOST_SEL (1<<2)
|
|
#define SSUSB_U3_PORT_CKBG_EN (1<<3)
|
|
#define SSUSB_U3_PORT_MAC_RST (1<<4)
|
|
#define SSUSB_U3_PORT_PHYD_RST (1<<5)
|
|
#define SSUSB_U2_CTRL(p) (SIFSLV_IPPC+(0x50)+(p*0x08))
|
|
#define SSUSB_U2_PORT_DIS (1<<0)
|
|
#define SSUSB_U2_PORT_PDN (1<<1)
|
|
#define SSUSB_U2_PORT_HOST_SEL (1<<2)
|
|
#define SSUSB_U2_PORT_CKBG_EN (1<<3)
|
|
#define SSUSB_U2_PORT_MAC_RST (1<<4)
|
|
#define SSUSB_U2_PORT_PHYD_RST (1<<5)
|
|
#define SSUSB_IP_CAP (SIFSLV_IPPC+0x024)
|
|
|
|
#define SSUSB_U3_PORT_NUM(p) (p & 0xff)
|
|
#define SSUSB_U2_PORT_NUM(p) ((p>>8) & 0xff)
|
|
|
|
|
|
#define XHCI_MTK_TEST_MAJOR 234
|
|
#define DEVICE_NAME "xhci_mtk_test"
|
|
|
|
#define CLI_MAGIC 'CLI'
|
|
#define IOCTL_READ _IOR(CLI_MAGIC, 0, int)
|
|
#define IOCTL_WRITE _IOW(CLI_MAGIC, 1, int)
|
|
|
|
void reinitIP(void);
|
|
void setInitialReg(void);
|
|
void dbg_prb_out(void);
|
|
int call_function(char *buf);
|
|
|
|
long xhci_mtk_test_unlock_ioctl(struct file *file, unsigned int cmd, unsigned long arg);
|
|
int xhci_mtk_test_open(struct inode *inode, struct file *file);
|
|
int xhci_mtk_test_release(struct inode *inode, struct file *file);
|
|
ssize_t xhci_mtk_test_read(struct file *file, char *buf, size_t count, loff_t *ptr);
|
|
ssize_t xhci_mtk_test_write(struct file *file, const char *buf, size_t count, loff_t * ppos);
|
|
|
|
/*
|
|
mediatek probe out
|
|
*/
|
|
/************************************************************************************/
|
|
|
|
#define SW_PRB_OUT_ADDR (SIFSLV_IPPC+0xc0)
|
|
#define PRB_MODULE_SEL_ADDR (SIFSLV_IPPC+0xbc)
|
|
|
|
static inline void mtk_probe_init(const u32 byte){
|
|
__u32 __iomem *ptr = (__u32 __iomem *) PRB_MODULE_SEL_ADDR;
|
|
writel(byte, ptr);
|
|
}
|
|
|
|
static inline void mtk_probe_out(const u32 value){
|
|
__u32 __iomem *ptr = (__u32 __iomem *) SW_PRB_OUT_ADDR;
|
|
writel(value, ptr);
|
|
}
|
|
|
|
static inline u32 mtk_probe_value(void){
|
|
__u32 __iomem *ptr = (__u32 __iomem *) SW_PRB_OUT_ADDR;
|
|
|
|
return readl(ptr);
|
|
}
|
|
|
|
|
|
#endif
|