mirror of
https://github.com/openwrt/openwrt.git
synced 2024-12-24 07:46:48 +00:00
99545b4bb1
This target adds support for the Allwinner D1 RISC-V based SoCs.
- RISC-V single-core T-Head C906 (RV64GCV)
- Tensilica HiFi4 DSP
- DDR2/DDR3 support
- 10/100/1000M ethernet
- usual peripherals like USB2, SPI, I2C, PWM, etc.
Four boards are supported:
- Dongshan Nezha STU
- 512Mb RAM
- ethernet
- LicheePi RV Dock
- 512Mb RAM
- wireless-only (RTL8723DS)
- MangoPi MQ-Pro
- 512Mb RAM
- there are pads available for an SPI flash
- wireless-only (RTL8723DS)
- Nezha D1
- 512Mb/1Gb/2Gb RAM
- 256Mb NAND flash
- ethernet, wireless
Installation:
Standard SD-card installation via dd-ing the generated image to
an SD-card of at least 256Mb.
Signed-off-by: Zoltan HERPAI <wigyori@uid0.hu>
36 lines
1.1 KiB
Diff
36 lines
1.1 KiB
Diff
From 36153e325aa912268a5a5d4574dc7092e67c8008 Mon Sep 17 00:00:00 2001
|
|
From: Samuel Holland <samuel@sholland.org>
|
|
Date: Wed, 17 Aug 2022 01:54:46 -0500
|
|
Subject: [PATCH 072/117] riscv: dts: allwinner: d1: Add SPDIF support
|
|
|
|
Signed-off-by: Samuel Holland <samuel@sholland.org>
|
|
---
|
|
arch/riscv/boot/dts/allwinner/sun20i-d1.dtsi | 16 ++++++++++++++++
|
|
1 file changed, 16 insertions(+)
|
|
|
|
--- a/arch/riscv/boot/dts/allwinner/sun20i-d1.dtsi
|
|
+++ b/arch/riscv/boot/dts/allwinner/sun20i-d1.dtsi
|
|
@@ -333,6 +333,22 @@
|
|
#sound-dai-cells = <0>;
|
|
};
|
|
|
|
+ // TODO: add receive functionality
|
|
+ spdif: spdif@2036000 {
|
|
+ compatible = "allwinner,sun20i-d1-spdif";
|
|
+ reg = <0x2036000 0x400>;
|
|
+ interrupts = <39 IRQ_TYPE_LEVEL_HIGH>;
|
|
+ clocks = <&ccu CLK_BUS_SPDIF>,
|
|
+ <&ccu CLK_SPDIF_RX>,
|
|
+ <&ccu CLK_SPDIF_TX>;
|
|
+ clock-names = "apb", "rx", "tx";
|
|
+ resets = <&ccu RST_BUS_SPDIF>;
|
|
+ dmas = <&dma 2>, <&dma 2>;
|
|
+ dma-names = "rx", "tx";
|
|
+ status = "disabled";
|
|
+ #sound-dai-cells = <0>;
|
|
+ };
|
|
+
|
|
timer: timer@2050000 {
|
|
compatible = "allwinner,sun20i-d1-timer",
|
|
"allwinner,sun8i-a23-timer";
|