mirror of
https://github.com/openwrt/openwrt.git
synced 2024-12-24 07:46:48 +00:00
99545b4bb1
This target adds support for the Allwinner D1 RISC-V based SoCs.
- RISC-V single-core T-Head C906 (RV64GCV)
- Tensilica HiFi4 DSP
- DDR2/DDR3 support
- 10/100/1000M ethernet
- usual peripherals like USB2, SPI, I2C, PWM, etc.
Four boards are supported:
- Dongshan Nezha STU
- 512Mb RAM
- ethernet
- LicheePi RV Dock
- 512Mb RAM
- wireless-only (RTL8723DS)
- MangoPi MQ-Pro
- 512Mb RAM
- there are pads available for an SPI flash
- wireless-only (RTL8723DS)
- Nezha D1
- 512Mb/1Gb/2Gb RAM
- 256Mb NAND flash
- ethernet, wireless
Installation:
Standard SD-card installation via dd-ing the generated image to
an SD-card of at least 256Mb.
Signed-off-by: Zoltan HERPAI <wigyori@uid0.hu>
32 lines
970 B
Diff
32 lines
970 B
Diff
From 5dae72bf0e0fabb3164dbc4b5eee310c63f1975c Mon Sep 17 00:00:00 2001
|
|
From: Samuel Holland <samuel@sholland.org>
|
|
Date: Thu, 11 Aug 2022 22:20:31 -0500
|
|
Subject: [PATCH 039/117] riscv: dts: allwinner: d1: Add crypto engine support
|
|
|
|
Signed-off-by: Samuel Holland <samuel@sholland.org>
|
|
---
|
|
arch/riscv/boot/dts/allwinner/sun20i-d1.dtsi | 12 ++++++++++++
|
|
1 file changed, 12 insertions(+)
|
|
|
|
--- a/arch/riscv/boot/dts/allwinner/sun20i-d1.dtsi
|
|
+++ b/arch/riscv/boot/dts/allwinner/sun20i-d1.dtsi
|
|
@@ -457,6 +457,18 @@
|
|
};
|
|
};
|
|
|
|
+ crypto: crypto@3040000 {
|
|
+ compatible = "allwinner,sun20i-d1-crypto";
|
|
+ reg = <0x3040000 0x800>;
|
|
+ interrupts = <68 IRQ_TYPE_LEVEL_HIGH>;
|
|
+ clocks = <&ccu CLK_BUS_CE>,
|
|
+ <&ccu CLK_CE>,
|
|
+ <&ccu CLK_MBUS_CE>,
|
|
+ <&rtc CLK_IOSC>;
|
|
+ clock-names = "bus", "mod", "ram", "trng";
|
|
+ resets = <&ccu RST_BUS_CE>;
|
|
+ };
|
|
+
|
|
mbus: dram-controller@3102000 {
|
|
compatible = "allwinner,sun20i-d1-mbus";
|
|
reg = <0x3102000 0x1000>,
|