Felix Fietkau 0b296d3808 ar71xx: use correct PLL configuration register bitmask for QCA956x SoC.
Incorrect value causes clock inaccuracy as huge as 1/60.

Signed-off-by: Dmitry Ivanov <dima@ubnt.com>
Signed-off-by: Felix Fietkau <nbd@openwrt.org>

SVN-Revision: 47363
2015-11-02 18:20:51 +00:00
..
2015-10-04 11:34:39 +00:00
2015-09-02 10:18:15 +00:00
2015-07-22 12:51:11 +00:00
2015-10-25 22:46:46 +00:00
2015-05-29 11:28:20 +00:00
2015-04-12 20:48:13 +00:00
2015-11-02 10:18:19 +00:00
2015-10-26 09:00:35 +00:00