mirror of
https://github.com/openwrt/openwrt.git
synced 2024-12-30 10:39:04 +00:00
02f815d190
That commit exposed a bug in the DTS files used by mt7621 where the wrong reg value for pcie1 (and potentially pcie2) was being used. This was causing WiFi failures for interfaces in pcie1. eg. 2.4GHz working but not 5GHz. As all of these dts entries are already specified in mt7621.dtsi, remove them. Signed-off-by: Rosen Penev <rosenp@gmail.com>
155 lines
2.4 KiB
Plaintext
155 lines
2.4 KiB
Plaintext
/dts-v1/;
|
|
|
|
#include "mt7621.dtsi"
|
|
|
|
#include <dt-bindings/gpio/gpio.h>
|
|
#include <dt-bindings/input/input.h>
|
|
|
|
/ {
|
|
compatible = "netgear,r6220", "mediatek,mt7621-soc";
|
|
model = "Netgear R6220";
|
|
|
|
memory@0 {
|
|
device_type = "memory";
|
|
reg = <0x0 0x8000000>;
|
|
};
|
|
|
|
chosen {
|
|
bootargs = "console=ttyS0,57600";
|
|
};
|
|
|
|
gpio-leds {
|
|
compatible = "gpio-leds";
|
|
|
|
power {
|
|
label = "r6220:green:power";
|
|
gpios = <&gpio0 18 GPIO_ACTIVE_LOW>;
|
|
};
|
|
|
|
usb {
|
|
label = "r6220:green:usb";
|
|
gpios = <&gpio0 15 GPIO_ACTIVE_LOW>;
|
|
};
|
|
|
|
internet {
|
|
label = "r6220:green:wan";
|
|
gpios = <&gpio0 13 GPIO_ACTIVE_LOW>;
|
|
};
|
|
|
|
wifi {
|
|
label = "r6220:green:wifi";
|
|
gpios = <&gpio0 16 GPIO_ACTIVE_LOW>;
|
|
};
|
|
|
|
wps {
|
|
label = "r6220:green:wps";
|
|
gpios = <&gpio0 12 GPIO_ACTIVE_LOW>;
|
|
};
|
|
};
|
|
|
|
gpio-keys-polled {
|
|
compatible = "gpio-keys-polled";
|
|
#address-cells = <1>;
|
|
#size-cells = <0>;
|
|
poll-interval = <20>;
|
|
|
|
wps {
|
|
label = "wps";
|
|
gpios = <&gpio0 7 GPIO_ACTIVE_HIGH>;
|
|
linux,code = <KEY_WPS_BUTTON>;
|
|
};
|
|
|
|
wifi {
|
|
label = "wifi";
|
|
gpios = <&gpio0 8 GPIO_ACTIVE_HIGH>;
|
|
linux,code = <KEY_RFKILL>;
|
|
};
|
|
|
|
reset {
|
|
label = "reset";
|
|
gpios = <&gpio0 14 GPIO_ACTIVE_HIGH>;
|
|
linux,code = <KEY_RESTART>;
|
|
};
|
|
};
|
|
|
|
gpio_export {
|
|
compatible = "gpio-export";
|
|
#size-cells = <0>;
|
|
|
|
usbpower {
|
|
gpio-export,name = "usbpower";
|
|
gpio-export,output = <1>;
|
|
gpios = <&gpio0 10 GPIO_ACTIVE_HIGH>;
|
|
};
|
|
};
|
|
};
|
|
|
|
&nand {
|
|
status = "okay";
|
|
|
|
partition@0 {
|
|
label = "u-boot";
|
|
reg = <0x0 0x100000>;
|
|
read-only;
|
|
};
|
|
|
|
partition@100000 {
|
|
label = "SC PID";
|
|
reg = <0x100000 0x100000>;
|
|
read-only;
|
|
};
|
|
|
|
partition@200000 {
|
|
label = "kernel";
|
|
reg = <0x200000 0x400000>;
|
|
};
|
|
|
|
partition@600000 {
|
|
label = "ubi";
|
|
reg = <0x600000 0x1c00000>;
|
|
};
|
|
|
|
factory: partition@2e00000 {
|
|
label = "factory";
|
|
reg = <0x2e00000 0x100000>;
|
|
read-only;
|
|
};
|
|
|
|
partition@4200000 {
|
|
label = "reserved";
|
|
reg = <0x4200000 0x3c00000>;
|
|
read-only;
|
|
};
|
|
};
|
|
|
|
&pcie {
|
|
status = "okay";
|
|
|
|
pcie0 {
|
|
mt76@0,0 {
|
|
mediatek,mtd-eeprom = <&factory 0x8000>;
|
|
ieee80211-freq-limit = <5000000 6000000>;
|
|
};
|
|
};
|
|
|
|
pcie1 {
|
|
mt76@1,0 {
|
|
mediatek,mtd-eeprom = <&factory 0x0000>;
|
|
ieee80211-freq-limit = <2400000 2500000>;
|
|
};
|
|
};
|
|
};
|
|
|
|
ðernet {
|
|
mtd-mac-address = <&factory 0x00000004>;
|
|
};
|
|
|
|
&pinctrl {
|
|
state_default: pinctrl0 {
|
|
gpio {
|
|
ralink,group = "uart3", "jtag";
|
|
ralink,function = "gpio";
|
|
};
|
|
};
|
|
};
|