ExternalVendorCode/openwrt
1
0
Fork 0
mirror of https://github.com/openwrt/openwrt.git synced 2024-12-30 10:39:04 +00:00
Code Issues Actions 4 Packages Projects Releases Wiki Activity
17,804 Commits 10 Branches 76 Tags 896 MiB
6b3ca9ef0b
Commit Graph

579 Commits

Author SHA1 Message Date
Gabor Juhos
6b3ca9ef0b ar71xx: add preliminary support for the Atheros AR933x SoCs 
SVN-Revision: 27054
 2011-05-31 22:53:26 +00:00
Gabor Juhos
0677e16248 ar71xx: Fix header offset for newer WRT160NL models 
Newer WRT160NLs have a flash chip with 4K erase blocks instead of 64K,
resulting in miscalculated partition sizes.
Since the actual sizes did not change, hardcode them to their current
sizes, and make sure they are at least one erase block big (in case Cisco
decides to start to use chips with 128K erase blocks).

Signed-off-by: Jonas Gorski <jonas.gorski+openwrt@gmail.com>

SVN-Revision: 27049
 2011-05-31 22:53:20 +00:00
Gabor Juhos
be97e2a043 ar71xx: add SOC_AR{71XX,724X,913X,934X} config symbols 
SVN-Revision: 27048
 2011-05-31 22:53:19 +00:00
Gabor Juhos
5d5f72415e ar71xx: initialize is_clk_25mhz field for AR9340 WMAC 
SVN-Revision: 27045
 2011-05-31 22:53:15 +00:00
Gabor Juhos
f7b3c3dfd1 ar71xx: sync ath9k_platform_data.h with compat-wireless 
SVN-Revision: 27044
 2011-05-31 22:53:14 +00:00
Gabor Juhos
60d5abbc27 ar71xx: ag71xx: make ring sizes configurable via ethtool 
SVN-Revision: 27041
 2011-05-31 22:53:10 +00:00
Gabor Juhos
7a2651f633 ar71xx: ag71xx: prepare to make ring sizes configurable 
SVN-Revision: 27040
 2011-05-31 22:53:09 +00:00
Gabor Juhos
669aba3871 ar71xx: ag71xx: nuke unused AG71XX_TX_FIFO_LEN define 
Reported-by: Dave Täht <dave.taht@gmail.com>

SVN-Revision: 27039
 2011-05-31 22:53:07 +00:00
Felix Fietkau
2b5402d128 ar71xx: only enable the rx engine after the link is up, fixes a race condition that got rx stuck when the interface is brought up during lots of inbound traffic (thx, matteo) 
SVN-Revision: 27035
 2011-05-30 23:08:01 +00:00
Felix Fietkau
0ebc93831f ar71xx: disable flow control for ar724x, it can get stuck in a loop of continously sending MAC pause frames 
SVN-Revision: 27034
 2011-05-30 23:07:57 +00:00
Matteo Croce
17e257925f ar71xx: don't probe the LAN PHY 
SVN-Revision: 26924
 2011-05-17 11:15:24 +00:00
Matteo Croce
4deecea26b ar71xx: detect link on LAN ports 
SVN-Revision: 26922
 2011-05-17 11:12:56 +00:00
Matteo Croce
2ea528d1d0 ar71xx: add link detection on Ubiquiti devices WAN port 
SVN-Revision: 26891
 2011-05-14 23:31:50 +00:00
Matteo Croce
c0c2e18452 use correct macros and frame size in ag71xx 
SVN-Revision: 26890
 2011-05-14 23:10:06 +00:00
Matteo Croce
99d1d4f795 ar71xx: cosmetic fixes 
SVN-Revision: 26889
 2011-05-14 23:08:00 +00:00
Gabor Juhos
9b5036a29d ar71xx: populate LED3 on the JA76PF board 
Patch-by: Cezary Jackiewicz <cezary@eko.one.pl>

SVN-Revision: 26862
 2011-05-08 21:38:51 +00:00
Gabor Juhos
869f3cb718 ar71xx: remove superfluous fifo_cfg overrides 
SVN-Revision: 26859
 2011-05-08 21:38:46 +00:00
Gabor Juhos
5d77f370d6 ar71xx: ag71xx: make switch register access atomic 
Reading of the PHY registers occasionally returns with bogus values
under heavy load. This misleads the PHY driver and thus causes false
link/speed change notifications which leads to performance loss.

This is easily noticable during an iperf session:

...
[  3] 52.0-53.0 sec  11.3 MBytes  94.4 Mbits/sec
[  3] 53.0-54.0 sec  11.4 MBytes  95.4 Mbits/sec
eth1: link down
br-lan: port 2(eth1) entering forwarding state
eth1: link up (100Mbps/Full duplex)
br-lan: port 2(eth1) entering forwarding state
br-lan: port 2(eth1) entering forwarding state
[  3] 54.0-55.0 sec  6.75 MBytes  56.6 Mbits/sec
[  3] 55.0-56.0 sec  0.00 Bytes  0.00 bits/sec
[  3] 56.0-57.0 sec  10.5 MBytes  88.1 Mbits/sec
...
[  3] 169.0-170.0 sec  11.4 MBytes  95.4 Mbits/sec
[  3] 170.0-171.0 sec  11.4 MBytes  95.4 Mbits/sec
eth1: link up (10Mbps/Half duplex)
[  3] 171.0-172.0 sec  7.63 MBytes  64.0 Mbits/sec
[  3] 172.0-173.0 sec  9.38 MBytes  78.6 Mbits/sec
eth1: link up (100Mbps/Full duplex)
[  3] 173.0-174.0 sec  11.3 MBytes  94.4 Mbits/sec
[  3] 174.0-175.0 sec  11.4 MBytes  95.4 Mbits/sec

SVN-Revision: 26856
 2011-05-08 16:32:53 +00:00
Gabor Juhos
3711658281 ar71xx: ag71xx: fix section mismatch warnings 
The function __devinit ag71xx_probe() references
a function __devexit ag71xx_phy_disconnect().
This is often seen when error handling in the init function
uses functionality in the exit path.
The fix is often to remove the __devexit annotation of
ag71xx_phy_disconnect() so it may be used outside an exit section.

The function ag71xx_phy_disconnect() references a function in an exit
section.
Often the function ag71xx_ar7240_cleanup() has valid usage outside the
exit section
and the fix is to remove the __devexit annotation of
ag71xx_ar7240_cleanup.

SVN-Revision: 26855
 2011-05-08 13:30:36 +00:00
Gabor Juhos
ef53029870 ar71xx: ag71xx: fix build error if debugfs is enabled 
SVN-Revision: 26854
 2011-05-08 13:30:26 +00:00
Gabor Juhos
8b67d748cb ar71xx: ag71xx: add debugfs entry for [rt]x_ring 
SVN-Revision: 26845
 2011-05-07 12:40:34 +00:00
Gabor Juhos
2166432ba0 ar71xx: ag71xx: add timestamps to ag71xx_buf 
SVN-Revision: 26844
 2011-05-07 12:40:28 +00:00
Gabor Juhos
896e1d1ab4 ar71xx: ag71xx: use dynamically allocated buffer for napi_stats 
SVN-Revision: 26843
 2011-05-07 12:40:26 +00:00
Gabor Juhos
a6708d20d1 ar71xx: ag71xx: use debugfs_remove_recursive 
SVN-Revision: 26842
 2011-05-07 12:40:25 +00:00
Gabor Juhos
c39e5b9360 ar71xx: override wmac device name for the AR934x SoCs 
SVN-Revision: 26840
 2011-05-07 09:23:32 +00:00
Felix Fietkau
cbc75a9c70 ar71xx: use the ar8316 switch driver on the PB92 board and add a matching default network config 
SVN-Revision: 26779
 2011-04-28 21:27:42 +00:00
Felix Fietkau
36aecb08b8 ar71xx: fix MDIO access on ar7242 (based on a patch by Jess Zhu) 
SVN-Revision: 26777
 2011-04-28 19:30:49 +00:00
Gabor Juhos
fa9f45f345 ar71xx: fix build error w/o CONFIG_PCI 
SVN-Revision: 26606
 2011-04-12 13:14:56 +00:00
Gabor Juhos
e193547733 ar71xx: use the gpio_keys_polled driver instead of gpio_buttons 
SVN-Revision: 26603
 2011-04-12 09:29:21 +00:00
Gabor Juhos
54ede24829 ar71xx: Add support for WZR-HP-G301NH 
Add support for the Buffalo WZR-HP-G301NH. The only difference between it
and the WZR-HP-G00NH is that it has a RTL8366RB instead of a RTL8366S.
Since we don't do runtime detection of the switch, we need a separate
machine definition for it.

While we are at it, also rename the profile to reflect that it now is for
more than one device.

Signed-off-by: Jonas Gorski <jonas.gorski+openwrt@gmail.com>

SVN-Revision: 26601
 2011-04-12 09:29:10 +00:00
Gabor Juhos
ef4c1d49a6 ar71xx: merge dev-ar9{13,34}x-wmac into dev-ar9xxx-wmac 
SVN-Revision: 26595
 2011-04-11 17:37:08 +00:00
Gabor Juhos
4711dea8ff ar71xx: fix AR934X_WMAC_SIZE 
SVN-Revision: 26594
 2011-04-11 17:37:03 +00:00
Gabor Juhos
8586e61b00 ar71xx: fix section mismatch 
SVN-Revision: 26562
 2011-04-09 18:47:55 +00:00
Gabor Juhos
a8bf5e3cdb ar71xx: rename ar934x_ref_freq to ar71xx_ref_freq 
Also initialize that for each SoC and print its value along with the
other frequencies.

SVN-Revision: 26561
 2011-04-09 18:47:52 +00:00
Gabor Juhos
5573d6eb28 ar71xx: show the SoC type earlier 
SVN-Revision: 26560
 2011-04-09 18:47:50 +00:00
Gabor Juhos
ab4c3b3a1c ar71xx: cleanup SoC detection code 
SVN-Revision: 26559
 2011-04-09 18:47:49 +00:00
Gabor Juhos
3310c70702 ar71xx: Fix mac address offset for AR934x 
Signed-off-by: Vasanthakumar Thiagarajan <vasanth@atheros.com>

SVN-Revision: 26557
 2011-04-09 18:47:42 +00:00
Gabor Juhos
8f889f9250 ar71xx: add DB120 board specific PCI initialization 
Signed-off-by: Jaiganesh Narayanan <jnarayanan@atheros.com>

SVN-Revision: 26523
 2011-04-07 20:53:41 +00:00
Gabor Juhos
a0c3d49064 ar71xx: register WMAC device on the DB120 board 
Signed-off-by: Jaiganesh Narayanan <jnarayanan@atheros.com>

SVN-Revision: 26522
 2011-04-07 20:53:37 +00:00
Gabor Juhos
428888faec ar71xx: add support for the built-in WMAC of the AR934x 
Signed-off-by: Jaiganesh Narayanan <jnarayanan@atheros.com>

SVN-Revision: 26521
 2011-04-07 20:53:34 +00:00
Gabor Juhos
14b42c44ec ar71xx: add initial support for the Atheros DB120 board 
Signed-off-by: Jaiganesh Narayanan <jnarayanan@atheros.com>

SVN-Revision: 26518
 2011-04-07 20:53:19 +00:00
Gabor Juhos
2b064bb398 ar71xx: add support for the watchdog of the AR934x SoCs 
Signed-off-by: Jaiganesh Narayanan <jnarayanan@atheros.com>

SVN-Revision: 26516
 2011-04-07 20:53:10 +00:00
Gabor Juhos
e4555809c7 ar71xx: enable PCI for the AR934[24] SoCs 
Signed-off-by: Jaiganesh Narayanan <jnarayanan@atheros.com>

SVN-Revision: 26515
 2011-04-07 20:53:05 +00:00
Gabor Juhos
4f395745af ar71xx: enable USB support for the AR934x SoCs 
Signed-off-by: Jaiganesh Narayanan <jnarayanan@atheros.com>

SVN-Revision: 26514
 2011-04-07 20:53:03 +00:00
Gabor Juhos
25693b4769 ar71xx: enable GPIO support for the AR934x SoCs 
Signed-off-by: Jaiganesh Narayanan <jnarayanan@atheros.com>

SVN-Revision: 26513
 2011-04-07 20:53:00 +00:00
Gabor Juhos
334a5ec36e ar71xx: add AR934x specific glue for ar7100_device{start,stop} 
Signed-off-by: Jaiganesh Narayanan <jnarayanan@atheros.com>

SVN-Revision: 26512
 2011-04-07 20:52:57 +00:00
Gabor Juhos
ccd3ebd309 ar71xx: add AR934x specific UART clock initialization 
Signed-off-by: Jaiganesh Narayanan <jnarayanan@atheros.com>

SVN-Revision: 26511
 2011-04-07 20:52:53 +00:00
Gabor Juhos
91470edada ar71xx: add AR934x specific glue for IRQ initialization 
Signed-off-by: Jaiganesh Narayanan <jnarayanan@atheros.com>

SVN-Revision: 26510
 2011-04-07 20:52:49 +00:00
Gabor Juhos
3b209880bc ar71xx: add initial support for the AR934x SoCs 
Signed-off-by: Jaiganesh Narayanan <jnarayanan@atheros.com>

SVN-Revision: 26509
 2011-04-07 20:52:45 +00:00
Felix Fietkau
98c78c13db ar71xx: enable access to the WAN port PHY on a few devices, adds WAN link detection 
SVN-Revision: 26394
 2011-04-02 00:47:33 +00:00