ExternalVendorCode/openwrt
1
0
Fork 0
mirror of https://github.com/openwrt/openwrt.git synced 2024-12-20 06:08:08 +00:00
Code Issues Actions 6 Packages Projects Releases Wiki Activity

ar71xx: fix GE interface support in Wallys DR344

Browse Source 
GMAC0 interface of AR9344 SOC in Wallys DR344 board is connected with
AR8035, not with AR8327. Without this fix, GE interface doesn't work at
all or shows high packet loss ratio.

Signed-off-by: Piotr Dymacz <pepe2k@gmail.com>
This commit is contained in:
Piotr Dymacz 2017-05-29 19:18:52 +02:00
parent 558d86923e
commit c7bc8a9a13
1 changed files with 8 additions and 30 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

38
target/linux/ar71xx/files/arch/mips/ath79/mach-dr344.c
View File

@ -22,7 +22,7 @@
#include <linux/phy.h> #include <linux/phy.h>
#include <linux/platform_device.h> #include <linux/platform_device.h>
#include <linux/ath9k_platform.h> #include <linux/ath9k_platform.h>
#include <linux/ar8216_platform.h> #include <linux/platform_data/phy-at803x.h>
#include <asm/mach-ath79/ar71xx_regs.h> #include <asm/mach-ath79/ar71xx_regs.h>
@ -95,39 +95,17 @@ static struct gpio_keys_button dr344_gpio_keys[] __initdata = {
}, },
}; };
static struct ar8327_pad_cfg dr344_ar8327_pad0_cfg = { static struct at803x_platform_data dr344_at803x_data = {
.mode = AR8327_PAD_MAC_RGMII, .disable_smarteee = 1,
.txclk_delay_en = true, .enable_rgmii_rx_delay = 1,
.rxclk_delay_en = true, .enable_rgmii_tx_delay = 1,
.txclk_delay_sel = AR8327_CLK_DELAY_SEL1,
.rxclk_delay_sel = AR8327_CLK_DELAY_SEL2,
};
static struct ar8327_led_cfg dr344_ar8327_led_cfg = {
.led_ctrl0 = 0x00000000,
.led_ctrl1 = 0xc737c737,
.led_ctrl2 = 0x00000000,
.led_ctrl3 = 0x00c30c00,
.open_drain = true,
};
static struct ar8327_platform_data dr344_ar8327_data = {
.pad0_cfg = &dr344_ar8327_pad0_cfg,
.port0_cfg = {
.force_link = 1,
.speed = AR8327_PORT_SPEED_1000,
.duplex = 1,
.txpause = 1,
.rxpause = 1,
},
.led_cfg = &dr344_ar8327_led_cfg,
}; };
static struct mdio_board_info dr344_mdio0_info[] = { static struct mdio_board_info dr344_mdio0_info[] = {
{ {
.bus_id = "ag71xx-mdio.0", .bus_id = "ag71xx-mdio.0",
.phy_addr = 0, .phy_addr = 0,
.platform_data = &dr344_ar8327_data, .platform_data = &dr344_at803x_data,
}, },
}; };
@ -165,11 +143,11 @@ static void __init dr344_setup(void)
ath79_setup_ar934x_eth_cfg(AR934X_ETH_CFG_RGMII_GMAC0 | ath79_setup_ar934x_eth_cfg(AR934X_ETH_CFG_RGMII_GMAC0 |
AR934X_ETH_CFG_SW_ONLY_MODE); AR934X_ETH_CFG_SW_ONLY_MODE);
/* GMAC0 is connected to an AR8327 switch */ /* GMAC0 is connected to an AR8035 Gbps PHY */
ath79_eth0_data.phy_if_mode = PHY_INTERFACE_MODE_RGMII; ath79_eth0_data.phy_if_mode = PHY_INTERFACE_MODE_RGMII;
ath79_eth0_data.phy_mask = BIT(0); ath79_eth0_data.phy_mask = BIT(0);
ath79_eth0_data.mii_bus_dev = &ath79_mdio0_device.dev; ath79_eth0_data.mii_bus_dev = &ath79_mdio0_device.dev;
ath79_eth0_pll_data.pll_1000 = 0x0e000000; ath79_eth0_pll_data.pll_1000 = 0x02000000;
ath79_eth0_pll_data.pll_100 = 0x0101; ath79_eth0_pll_data.pll_100 = 0x0101;
ath79_eth0_pll_data.pll_10 = 0x1313; ath79_eth0_pll_data.pll_10 = 0x1313;