ExternalVendorCode/openwrt
1
0
Fork 0
mirror of https://github.com/openwrt/openwrt.git synced 2025-01-21 03:55:06 +00:00
Code Issues Actions 6 Packages Projects Releases Wiki Activity

ramips: add gpio pin 72 in mt7620 chips to dtsi files

Browse Source 
describes register set to control last gpio pin on mt7620 platfrom

Signed-off-by: Pavel Löbl <lobl.pavel@gmail.com>

SVN-Revision: 39162
This commit is contained in:
John Crispin 2013-12-25 17:04:34 +00:00
parent 05f8604e2e
commit 93d8dc870e
2 changed files with 38 additions and 0 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

19
target/linux/ramips/dts/mt7620a.dtsi
View File

@ -150,6 +150,25 @@
status = "disabled"; status = "disabled";
}; };
gpio3: gpio@688 {
compatible = "ralink,mt7620a-gpio", "ralink,rt2880-gpio";
reg = <0x688 0x24>;
interrupt-parent = <&intc>;
interrupts = <6>;
gpio-controller;
#gpio-cells = <2>;
ralink,gpio-base = <72>;
ralink,num-gpios = <1>;
ralink,register-map = [ 00 04 08 0c
10 14 18 1c
20 24 ];
status = "disabled";
};
i2c@900 { i2c@900 {
compatible = "link,mt7620a-i2c", "ralink,rt2880-i2c"; compatible = "link,mt7620a-i2c", "ralink,rt2880-i2c";
reg = <0x900 0x100>; reg = <0x900 0x100>;

19
target/linux/ramips/dts/mt7620n.dtsi
View File

@ -135,6 +135,25 @@
status = "disabled"; status = "disabled";
}; };
gpio3: gpio@688 {
compatible = "ralink,mt7620a-gpio", "ralink,rt2880-gpio";
reg = <0x688 0x24>;
interrupt-parent = <&intc>;
interrupts = <6>;
gpio-controller;
#gpio-cells = <2>;
ralink,gpio-base = <72>;
ralink,num-gpios = <1>;
ralink,register-map = [ 00 04 08 0c
10 14 18 1c
20 24 ];
status = "disabled";
};
spi@b00 { spi@b00 {
compatible = "ralink,mt7620a-spi", "ralink,rt2880-spi"; compatible = "ralink,mt7620a-spi", "ralink,rt2880-spi";
reg = <0xb00 0x100>; reg = <0xb00 0x100>;