ExternalVendorCode/openwrt
1
0
Fork 0
mirror of https://github.com/openwrt/openwrt.git synced 2025-01-21 03:55:06 +00:00
Code Issues Actions 6 Packages Projects Releases Wiki Activity

ath79: fix dtc compiler warnings

Browse Source 
The qca9557/qca956x reset-controller aren't a simple bus. A simple bus
would require node unit addresses.

Add the node unit addresses for the qca9557 usb phys. Add the regs for
the USB_PWRCTL and USB_CONFIG registers even not yet used.

Fix the wrong ar7100 pcie controller node unit address as well.

Signed-off-by: Mathias Kresin <dev@kresin.me>
This commit is contained in:
Mathias Kresin 2018-12-06 10:07:30 +01:00
parent 35f70774b8
commit 0fdfdaef2d
3 changed files with 7 additions and 7 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

2
target/linux/ath79/dts/ar7100.dtsi
View File

@ -104,7 +104,7 @@
#reset-cells = <1>;
};
pcie0: pcie-controller@180c0000 {
pcie0: pcie-controller@17010000 {
compatible = "qca,ar7100-pci";
#address-cells = <3>;
#size-cells = <2>;

9
target/linux/ath79/dts/qca9557.dtsi
View File

@ -53,8 +53,9 @@
status = "disabled";
};
usb_phy0: usb-phy0 {
usb_phy0: usb-phy0@18030000 {
compatible ="qca,qca9550-usb-phy", "qca,ar7200-usb-phy";
reg = <0x18030000 4>, <0x18030004 4>;
reset-names = "usb-phy", "usb-suspend-override";
resets = <&rst 4>, <&rst 3>;
@ -64,8 +65,9 @@
status = "disabled";
};
usb_phy1: usb-phy1 {
usb_phy1: usb-phy1@18030010 {
compatible = "qca,qca9550-usb-phy", "qca,ar7200-usb-phy";
reg = <0x18030010 4>, <0x18030014 4>;
reset-names = "usb-phy", "usb-suspend-override";
resets = <&rst2 4>, <&rst2 3>;
@ -130,8 +132,7 @@
rst: reset-controller@1806001c {
compatible = "qca,qca9550-reset",
"qca,ar7100-reset",
"simple-bus";
"qca,ar7100-reset";
reg = <0x1806001c 0x4>;
#reset-cells = <1>;

3
target/linux/ath79/dts/qca956x.dtsi
View File

@ -107,8 +107,7 @@
rst: reset-controller@1806001c {
compatible = "qca,qca9560-reset",
"qca,ar7100-reset",
"simple-bus";
"qca,ar7100-reset";
reg = <0x1806001c 0x4>;
#reset-cells = <1>;