mirror of
https://github.com/openwrt/openwrt.git
synced 2024-12-29 10:08:59 +00:00
40 lines
1.4 KiB
Diff
40 lines
1.4 KiB
Diff
|
From 16993169c82c2c57e1df1e7f4598a7c2aa565fe2 Mon Sep 17 00:00:00 2001
|
||
|
|
From: Samuel Holland <samuel@sholland.org>
|
||
|
|
Date: Sun, 7 Aug 2022 11:12:02 -0500
|
||
|
|
Subject: [PATCH 104/117] phy: allwinner: phy-sun6i-mipi-dphy: Set enable bit
|
||
|
|
last
|
||
|
|
|
||
|
|
The A100 variant of the DPHY requires configuring the analog registers
|
||
|
|
before setting the global enable bit. Since this order also works on the
|
||
|
|
other variants, always use it, to minimize the differences between them.
|
||
|
|
|
||
|
|
Signed-off-by: Samuel Holland <samuel@sholland.org>
|
||
|
|
---
|
||
|
|
drivers/phy/allwinner/phy-sun6i-mipi-dphy.c | 8 ++++----
|
||
|
|
1 file changed, 4 insertions(+), 4 deletions(-)
|
||
|
|
|
||
|
|
--- a/drivers/phy/allwinner/phy-sun6i-mipi-dphy.c
|
||
|
|
+++ b/drivers/phy/allwinner/phy-sun6i-mipi-dphy.c
|
||
|
|
@@ -183,10 +183,6 @@ static int sun6i_dphy_tx_power_on(struct
|
||
|
|
SUN6I_DPHY_TX_TIME4_HS_TX_ANA0(3) |
|
||
|
|
SUN6I_DPHY_TX_TIME4_HS_TX_ANA1(3));
|
||
|
|
|
||
|
|
- regmap_write(dphy->regs, SUN6I_DPHY_GCTL_REG,
|
||
|
|
- SUN6I_DPHY_GCTL_LANE_NUM(dphy->config.lanes) |
|
||
|
|
- SUN6I_DPHY_GCTL_EN);
|
||
|
|
-
|
||
|
|
regmap_write(dphy->regs, SUN6I_DPHY_ANA0_REG,
|
||
|
|
SUN6I_DPHY_ANA0_REG_PWS |
|
||
|
|
SUN6I_DPHY_ANA0_REG_DMPC |
|
||
|
|
@@ -244,6 +240,10 @@ static int sun6i_dphy_tx_power_on(struct
|
||
|
|
SUN6I_DPHY_ANA2_EN_P2S_CPU_MASK,
|
||
|
|
SUN6I_DPHY_ANA2_EN_P2S_CPU(lanes_mask));
|
||
|
|
|
||
|
|
+ regmap_write(dphy->regs, SUN6I_DPHY_GCTL_REG,
|
||
|
|
+ SUN6I_DPHY_GCTL_LANE_NUM(dphy->config.lanes) |
|
||
|
|
+ SUN6I_DPHY_GCTL_EN);
|
||
|
|
+
|
||
|
|
return 0;
|
||
|
|
}
|
||
|
|
|