2020-03-08 16:21:44 +00:00
|
|
|
From 04b3b72b5b8fdb883bfdc619cb29b03641b1cc6a Mon Sep 17 00:00:00 2001
|
|
|
|
|
From: Robert Marko <robimarko@gmail.com>
|
|
|
|
|
Date: Thu, 15 Aug 2019 19:28:23 +0200
|
|
|
|
|
Subject: [PATCH] ARM: dts: qcom: ipq4019: Add SDHCI controller node
|
|
|
|
|
|
|
|
|
|
IPQ4019 has a built in SD/eMMC controller which is supported by the
|
|
|
|
|
SDHCI MSM driver, by the "qcom,sdhci-msm-v4" binding.
|
|
|
|
|
So lets add the appropriate node for it.
|
|
|
|
|
|
|
|
|
|
Signed-off-by: Robert Marko <robimarko@gmail.com>
|
|
|
|
|
Signed-off-by: Bjorn Andersson <bjorn.andersson@linaro.org>
|
|
|
|
|
---
|
|
|
|
|
arch/arm/boot/dts/qcom-ipq4019.dtsi | 12 ++++++++++++
|
|
|
|
|
1 file changed, 12 insertions(+)
|
|
|
|
|
|
|
|
|
|
--- a/arch/arm/boot/dts/qcom-ipq4019.dtsi
|
|
|
|
|
+++ b/arch/arm/boot/dts/qcom-ipq4019.dtsi
|
2022-05-09 18:18:20 +00:00
|
|
|
@@ -207,6 +207,18 @@
|
2020-03-08 16:21:44 +00:00
|
|
|
interrupts = <GIC_SPI 208 IRQ_TYPE_LEVEL_HIGH>;
|
|
|
|
|
};
|
|
|
|
|
|
|
|
|
|
+ sdhci: sdhci@7824900 {
|
|
|
|
|
+ compatible = "qcom,sdhci-msm-v4";
|
|
|
|
|
+ reg = <0x7824900 0x11c>, <0x7824000 0x800>;
|
|
|
|
|
+ interrupts = <GIC_SPI 123 IRQ_TYPE_LEVEL_HIGH>, <GIC_SPI 138 IRQ_TYPE_LEVEL_HIGH>;
|
|
|
|
|
+ interrupt-names = "hc_irq", "pwr_irq";
|
|
|
|
|
+ bus-width = <8>;
|
|
|
|
|
+ clocks = <&gcc GCC_SDCC1_APPS_CLK>, <&gcc GCC_SDCC1_AHB_CLK>,
|
|
|
|
|
+ <&gcc GCC_DCD_XO_CLK>;
|
|
|
|
|
+ clock-names = "core", "iface", "xo";
|
|
|
|
|
+ status = "disabled";
|
|
|
|
|
+ };
|
|
|
|
|
+
|
|
|
|
|
blsp_dma: dma@7884000 {
|
|
|
|
|
compatible = "qcom,bam-v1.7.0";
|
|
|
|
|
reg = <0x07884000 0x23000>;
|
