2022-02-05 22:40:51 +00:00
|
|
|
From ccc5b088058bccdf454bd296867c47e56c415cde Mon Sep 17 00:00:00 2001
|
|
|
|
|
From: Chukun Pan <amadeus@jmu.edu.cn>
|
|
|
|
|
Date: Fri, 1 Oct 2021 22:54:21 +0800
|
|
|
|
|
Subject: [PATCH] arm64: dts: qcom: ipq8074: Add QUP5 I2C node
|
|
|
|
|
|
|
|
|
|
Add node to support the QUP5 I2C controller inside of IPQ8074.
|
|
|
|
|
It is exactly the same as QUP2 controllers.
|
|
|
|
|
Some routers like ZTE MF269 use this bus.
|
|
|
|
|
|
|
|
|
|
Signed-off-by: Chukun Pan <amadeus@jmu.edu.cn>
|
|
|
|
|
Signed-off-by: Bjorn Andersson <bjorn.andersson@linaro.org>
|
|
|
|
|
Link: https://lore.kernel.org/r/20211001145421.18302-1-amadeus@jmu.edu.cn
|
|
|
|
|
---
|
|
|
|
|
arch/arm64/boot/dts/qcom/ipq8074.dtsi | 15 +++++++++++++++
|
|
|
|
|
1 file changed, 15 insertions(+)
|
|
|
|
|
|
|
|
|
|
--- a/arch/arm64/boot/dts/qcom/ipq8074.dtsi
|
|
|
|
|
+++ b/arch/arm64/boot/dts/qcom/ipq8074.dtsi
|
2023-03-12 14:16:50 +00:00
|
|
|
@@ -457,6 +457,21 @@
|
2022-02-05 22:40:51 +00:00
|
|
|
status = "disabled";
|
|
|
|
|
};
|
|
|
|
|
|
|
|
|
|
+ blsp1_i2c5: i2c@78b9000 {
|
|
|
|
|
+ compatible = "qcom,i2c-qup-v2.2.1";
|
|
|
|
|
+ #address-cells = <1>;
|
|
|
|
|
+ #size-cells = <0>;
|
|
|
|
|
+ reg = <0x78b9000 0x600>;
|
|
|
|
|
+ interrupts = <GIC_SPI 299 IRQ_TYPE_LEVEL_HIGH>;
|
|
|
|
|
+ clocks = <&gcc GCC_BLSP1_AHB_CLK>,
|
|
|
|
|
+ <&gcc GCC_BLSP1_QUP5_I2C_APPS_CLK>;
|
|
|
|
|
+ clock-names = "iface", "core";
|
|
|
|
|
+ clock-frequency = <400000>;
|
|
|
|
|
+ dmas = <&blsp_dma 21>, <&blsp_dma 20>;
|
|
|
|
|
+ dma-names = "rx", "tx";
|
|
|
|
|
+ status = "disabled";
|
|
|
|
|
+ };
|
|
|
|
|
+
|
|
|
|
|
blsp1_i2c6: i2c@78ba000 {
|
|
|
|
|
compatible = "qcom,i2c-qup-v2.2.1";
|
|
|
|
|
#address-cells = <1>;
|
