mirror of
https://github.com/openwrt/openwrt.git
synced 2024-12-22 15:02:32 +00:00
38 lines
1.1 KiB
Diff
38 lines
1.1 KiB
Diff
|
From d63d3124c0a5cdbe8b91d81b922fe56b2462e1b9 Mon Sep 17 00:00:00 2001
|
||
|
From: Christian Marangi <ansuelsmth@gmail.com>
|
||
|
Date: Thu, 7 Jul 2022 03:09:39 +0200
|
||
|
Subject: [PATCH 5/8] ARM: dts: qcom: ipq8064: disable usb phy by default
|
||
|
|
||
|
Disable usb phy by default. When the usb phy were pushed, half of them
|
||
|
were flagged as disabled by mistake.
|
||
|
Correctly disable all usb phy and enable them only if a device actually
|
||
|
use them.
|
||
|
|
||
|
Signed-off-by: Christian Marangi <ansuelsmth@gmail.com>
|
||
|
Signed-off-by: Bjorn Andersson <bjorn.andersson@linaro.org>
|
||
|
Link: https://lore.kernel.org/r/20220707010943.20857-6-ansuelsmth@gmail.com
|
||
|
---
|
||
|
arch/arm/boot/dts/qcom-ipq8064.dtsi | 4 ++++
|
||
|
1 file changed, 4 insertions(+)
|
||
|
|
||
|
--- a/arch/arm/boot/dts/qcom-ipq8064.dtsi
|
||
|
+++ b/arch/arm/boot/dts/qcom-ipq8064.dtsi
|
||
|
@@ -1188,6 +1188,8 @@
|
||
|
clocks = <&gcc USB30_1_UTMI_CLK>;
|
||
|
clock-names = "ref";
|
||
|
#phy-cells = <0>;
|
||
|
+
|
||
|
+ status = "disabled";
|
||
|
};
|
||
|
|
||
|
ss_phy_1: phy@110f8830 {
|
||
|
@@ -1196,6 +1198,8 @@
|
||
|
clocks = <&gcc USB30_1_MASTER_CLK>;
|
||
|
clock-names = "ref";
|
||
|
#phy-cells = <0>;
|
||
|
+
|
||
|
+ status = "disabled";
|
||
|
};
|
||
|
|
||
|
usb3_1: usb3@110f8800 {
|