mirror of
https://github.com/openwrt/openwrt.git
synced 2024-12-27 17:18:59 +00:00
71 lines
2.1 KiB
Diff
71 lines
2.1 KiB
Diff
|
From d86b202436b6f3111c4c37b8701daa0764d2ca55 Mon Sep 17 00:00:00 2001
|
||
|
|
From: Tim Harvey <tharvey@gateworks.com>
|
||
|
|
Date: Thu, 5 Nov 2015 11:10:00 -0800
|
||
|
|
Subject: [PATCH 3/3] ARM: dts: imx: ventana: Allow HDMI and LVDS to work
|
||
|
|
simultaneously
|
||
|
|
|
||
|
|
Currently it is not possible to have HDMI and LVDS working simultaneously,
|
||
|
|
because both ports try to use PLL5.
|
||
|
|
|
||
|
|
Move the LVDS clock parent to PLL3_USB_OTG, so that HDMI and LVDS can be
|
||
|
|
driven from independent sources.
|
||
|
|
|
||
|
|
With this change the LDB pixel clock goes to 68.57 MHz, which is still
|
||
|
|
within the valid range for the displays supported by the Ventana boards.
|
||
|
|
|
||
|
|
Signed-off-by: Tim Harvey <tharvey@gateworks.com>
|
||
|
|
---
|
||
|
|
arch/arm/boot/dts/imx6qdl-gw52xx.dtsi | 7 +++++++
|
||
|
|
arch/arm/boot/dts/imx6qdl-gw53xx.dtsi | 7 +++++++
|
||
|
|
arch/arm/boot/dts/imx6qdl-gw54xx.dtsi | 7 +++++++
|
||
|
|
3 files changed, 21 insertions(+)
|
||
|
|
|
||
|
|
--- a/arch/arm/boot/dts/imx6qdl-gw52xx.dtsi
|
||
|
|
+++ b/arch/arm/boot/dts/imx6qdl-gw52xx.dtsi
|
||
|
|
@@ -151,6 +151,13 @@
|
||
|
|
status = "okay";
|
||
|
|
};
|
||
|
|
|
||
|
|
+&clks {
|
||
|
|
+ assigned-clocks = <&clks IMX6QDL_CLK_LDB_DI0_SEL>,
|
||
|
|
+ <&clks IMX6QDL_CLK_LDB_DI1_SEL>;
|
||
|
|
+ assigned-clock-parents = <&clks IMX6QDL_CLK_PLL3_USB_OTG>,
|
||
|
|
+ <&clks IMX6QDL_CLK_PLL3_USB_OTG>;
|
||
|
|
+};
|
||
|
|
+
|
||
|
|
&fec {
|
||
|
|
pinctrl-names = "default";
|
||
|
|
pinctrl-0 = <&pinctrl_enet>;
|
||
|
|
--- a/arch/arm/boot/dts/imx6qdl-gw53xx.dtsi
|
||
|
|
+++ b/arch/arm/boot/dts/imx6qdl-gw53xx.dtsi
|
||
|
|
@@ -152,6 +152,13 @@
|
||
|
|
status = "okay";
|
||
|
|
};
|
||
|
|
|
||
|
|
+&clks {
|
||
|
|
+ assigned-clocks = <&clks IMX6QDL_CLK_LDB_DI0_SEL>,
|
||
|
|
+ <&clks IMX6QDL_CLK_LDB_DI1_SEL>;
|
||
|
|
+ assigned-clock-parents = <&clks IMX6QDL_CLK_PLL3_USB_OTG>,
|
||
|
|
+ <&clks IMX6QDL_CLK_PLL3_USB_OTG>;
|
||
|
|
+};
|
||
|
|
+
|
||
|
|
&fec {
|
||
|
|
pinctrl-names = "default";
|
||
|
|
pinctrl-0 = <&pinctrl_enet>;
|
||
|
|
--- a/arch/arm/boot/dts/imx6qdl-gw54xx.dtsi
|
||
|
|
+++ b/arch/arm/boot/dts/imx6qdl-gw54xx.dtsi
|
||
|
|
@@ -142,6 +142,13 @@
|
||
|
|
status = "okay";
|
||
|
|
};
|
||
|
|
|
||
|
|
+&clks {
|
||
|
|
+ assigned-clocks = <&clks IMX6QDL_CLK_LDB_DI0_SEL>,
|
||
|
|
+ <&clks IMX6QDL_CLK_LDB_DI1_SEL>;
|
||
|
|
+ assigned-clock-parents = <&clks IMX6QDL_CLK_PLL3_USB_OTG>,
|
||
|
|
+ <&clks IMX6QDL_CLK_PLL3_USB_OTG>;
|
||
|
|
+};
|
||
|
|
+
|
||
|
|
&fec {
|
||
|
|
pinctrl-names = "default";
|
||
|
|
pinctrl-0 = <&pinctrl_enet>;
|