mirror of
https://github.com/openwrt/openwrt.git
synced 2024-12-27 01:11:14 +00:00
76 lines
2.6 KiB
Diff
76 lines
2.6 KiB
Diff
|
From 1f788a0a5092b1e1cfd02aa7f31ceb551befa7e6 Mon Sep 17 00:00:00 2001
|
||
|
|
From: Xingyu Wu <xingyu.wu@starfivetech.com>
|
||
|
|
Date: Tue, 14 Mar 2023 16:43:50 +0800
|
||
|
|
Subject: [PATCH 033/122] dt-bindings: clock: jh7110-syscrg: Add PLL clock
|
||
|
|
inputs
|
||
|
|
|
||
|
|
Add PLL clock inputs from PLL clock generator.
|
||
|
|
|
||
|
|
Acked-by: Krzysztof Kozlowski <krzysztof.kozlowski@linaro.org>
|
||
|
|
Signed-off-by: Xingyu Wu <xingyu.wu@starfivetech.com>
|
||
|
|
---
|
||
|
|
.../clock/starfive,jh7110-syscrg.yaml | 20 +++++++++++++++++--
|
||
|
|
1 file changed, 18 insertions(+), 2 deletions(-)
|
||
|
|
|
||
|
|
--- a/Documentation/devicetree/bindings/clock/starfive,jh7110-syscrg.yaml
|
||
|
|
+++ b/Documentation/devicetree/bindings/clock/starfive,jh7110-syscrg.yaml
|
||
|
|
@@ -27,6 +27,9 @@ properties:
|
||
|
|
- description: External I2S RX left/right channel clock
|
||
|
|
- description: External TDM clock
|
||
|
|
- description: External audio master clock
|
||
|
|
+ - description: PLL0
|
||
|
|
+ - description: PLL1
|
||
|
|
+ - description: PLL2
|
||
|
|
|
||
|
|
- items:
|
||
|
|
- description: Main Oscillator (24 MHz)
|
||
|
|
@@ -38,6 +41,9 @@ properties:
|
||
|
|
- description: External I2S RX left/right channel clock
|
||
|
|
- description: External TDM clock
|
||
|
|
- description: External audio master clock
|
||
|
|
+ - description: PLL0
|
||
|
|
+ - description: PLL1
|
||
|
|
+ - description: PLL2
|
||
|
|
|
||
|
|
clock-names:
|
||
|
|
oneOf:
|
||
|
|
@@ -52,6 +58,9 @@ properties:
|
||
|
|
- const: i2srx_lrck_ext
|
||
|
|
- const: tdm_ext
|
||
|
|
- const: mclk_ext
|
||
|
|
+ - const: pll0_out
|
||
|
|
+ - const: pll1_out
|
||
|
|
+ - const: pll2_out
|
||
|
|
|
||
|
|
- items:
|
||
|
|
- const: osc
|
||
|
|
@@ -63,6 +72,9 @@ properties:
|
||
|
|
- const: i2srx_lrck_ext
|
||
|
|
- const: tdm_ext
|
||
|
|
- const: mclk_ext
|
||
|
|
+ - const: pll0_out
|
||
|
|
+ - const: pll1_out
|
||
|
|
+ - const: pll2_out
|
||
|
|
|
||
|
|
'#clock-cells':
|
||
|
|
const: 1
|
||
|
|
@@ -93,12 +105,16 @@ examples:
|
||
|
|
<&gmac1_rgmii_rxin>,
|
||
|
|
<&i2stx_bclk_ext>, <&i2stx_lrck_ext>,
|
||
|
|
<&i2srx_bclk_ext>, <&i2srx_lrck_ext>,
|
||
|
|
- <&tdm_ext>, <&mclk_ext>;
|
||
|
|
+ <&tdm_ext>, <&mclk_ext>,
|
||
|
|
+ <&pllclk JH7110_CLK_PLL0_OUT>,
|
||
|
|
+ <&pllclk JH7110_CLK_PLL1_OUT>,
|
||
|
|
+ <&pllclk JH7110_CLK_PLL2_OUT>;
|
||
|
|
clock-names = "osc", "gmac1_rmii_refin",
|
||
|
|
"gmac1_rgmii_rxin",
|
||
|
|
"i2stx_bclk_ext", "i2stx_lrck_ext",
|
||
|
|
"i2srx_bclk_ext", "i2srx_lrck_ext",
|
||
|
|
- "tdm_ext", "mclk_ext";
|
||
|
|
+ "tdm_ext", "mclk_ext",
|
||
|
|
+ "pll0_out", "pll1_out", "pll2_out";
|
||
|
|
#clock-cells = <1>;
|
||
|
|
#reset-cells = <1>;
|
||
|
|
};
|