openwrt/target/linux/ramips/dts/rt3052_planex_mzk-wdpr.dts

#include "rt3050.dtsi"

#include <dt-bindings/gpio/gpio.h>

/ {
	compatible = "planex,mzk-wdpr", "ralink,rt3052-soc";
	model = "Planex MZK-WDPR";

	chosen {
		bootargs = "console=ttyS0,115200";
	};

	flash@1f000000 {
		compatible = "cfi-flash";
		reg = <0x1f000000 0x800000>;

		bank-width = <2>;
		device-width = <2>;

		partitions {
			compatible = "fixed-partitions";
			#address-cells = <1>;
			#size-cells = <1>;

			partition@0 {
				label = "u-boot";
				reg = <0x0 0x30000>;
				read-only;
			};

			partition@30000 {
				label = "u-boot-env";
				reg = <0x30000 0x10000>;
				read-only;
			};

			factory: partition@40000 {
				label = "factory";
				reg = <0x40000 0x10000>;
				read-only;
			};

			partition@7f0000 {
				label = "Data3G";
				reg = <0x7f0000 0x10000>;
				read-only;
			};

			partition@50000 {
				compatible = "denx,uimage";
				label = "firmware";
				reg = <0x50000 0x680000>;
			};
		};
	};

	gpio-export {
		compatible = "gpio-export";

		lcd_ctrl1 {
			gpio-export,name = "lcd_ctrl1";
			gpio-export,output = <0>;
			gpios = <&gpio0 1 GPIO_ACTIVE_HIGH>;
		};
	};
};

&state_default {
	gpio {
		groups = "spi", "i2c", "jtag", "rgmii", "mdio", "uartf";
		function = "gpio";
	};
};

&ethernet {
	nvmem-cells = <&macaddr_factory_28>;
	nvmem-cell-names = "mac-address";
};

&esw {
	mediatek,portmap = <0x2f>;
};

&wmac {
	ralink,mtd-eeprom = <&factory 0x0>;
};

&otg {
	status = "okay";
};

&factory {
	compatible = "nvmem-cells";
	#address-cells = <1>;
	#size-cells = <1>;

	macaddr_factory_28: macaddr@28 {
		reg = <0x28 0x6>;
	};
};