mirror of
https://github.com/openwrt/openwrt.git
synced 2025-02-19 00:50:54 +00:00
34 lines
1.2 KiB
Diff
34 lines
1.2 KiB
Diff
|
From 98bc223d174c7f544e8f6c4f0caa8fa144f2f4dc Mon Sep 17 00:00:00 2001
|
||
|
|
From: Christian Marangi <ansuelsmth@gmail.com>
|
||
|
|
Date: Fri, 28 Jun 2024 12:55:40 +0200
|
||
|
|
Subject: [PATCH 2/2] arm64: dts: mediatek: mt7622: readd syscon to pciesys
|
||
|
|
node
|
||
|
|
|
||
|
|
Sata node reference the pciesys with the property mediatek,phy-node
|
||
|
|
and that is used as a syscon to access the pciesys regs.
|
||
|
|
|
||
|
|
Readd the syscon compatible to pciesys node to restore correct
|
||
|
|
functionality of the SATA interface.
|
||
|
|
|
||
|
|
Fixes: 3ba5a6159434 ("arm64: dts: mediatek: mt7622: fix clock controllers")
|
||
|
|
Reported-by: Frank Wunderlich <frank-w@public-files.de>
|
||
|
|
Co-developed-by: Frank Wunderlich <frank-w@public-files.de>
|
||
|
|
Signed-off-by: Frank Wunderlich <frank-w@public-files.de>
|
||
|
|
Signed-off-by: Christian Marangi <ansuelsmth@gmail.com>
|
||
|
|
Cc: stable@vger.kernel.org
|
||
|
|
---
|
||
|
|
arch/arm64/boot/dts/mediatek/mt7622.dtsi | 2 +-
|
||
|
|
1 file changed, 1 insertion(+), 1 deletion(-)
|
||
|
|
|
||
|
|
--- a/arch/arm64/boot/dts/mediatek/mt7622.dtsi
|
||
|
|
+++ b/arch/arm64/boot/dts/mediatek/mt7622.dtsi
|
||
|
|
@@ -798,7 +798,7 @@
|
||
|
|
};
|
||
|
|
|
||
|
|
pciesys: clock-controller@1a100800 {
|
||
|
|
- compatible = "mediatek,mt7622-pciesys";
|
||
|
|
+ compatible = "mediatek,mt7622-pciesys", "syscon";
|
||
|
|
reg = <0 0x1a100800 0 0x1000>;
|
||
|
|
#clock-cells = <1>;
|
||
|
|
#reset-cells = <1>;
|