2022-02-05 22:40:51 +00:00
|
|
|
From 61d4a1751cfe5a22e5f18478fe16ffb1ee12607d Mon Sep 17 00:00:00 2001
|
|
|
|
|
From: Krzysztof Kozlowski <krzysztof.kozlowski@linaro.org>
|
|
|
|
|
Date: Tue, 5 Apr 2022 08:34:44 +0200
|
|
|
|
|
Subject: [PATCH] arm64: dts: qcom: align clocks in I2C/SPI with DT schema
|
|
|
|
|
|
|
|
|
|
The DT schema expects clocks core-iface order. No functional change.
|
|
|
|
|
|
|
|
|
|
Signed-off-by: Krzysztof Kozlowski <krzysztof.kozlowski@linaro.org>
|
|
|
|
|
Signed-off-by: Bjorn Andersson <bjorn.andersson@linaro.org>
|
|
|
|
|
Link: https://lore.kernel.org/r/20220405063451.12011-3-krzysztof.kozlowski@linaro.org
|
|
|
|
|
---
|
|
|
|
|
arch/arm64/boot/dts/qcom/ipq8074.dtsi | 24 ++++++++++++------------
|
|
|
|
|
1 file changed, 12 insertions(+), 12 deletions(-)
|
|
|
|
|
|
|
|
|
|
--- a/arch/arm64/boot/dts/qcom/ipq8074.dtsi
|
|
|
|
|
+++ b/arch/arm64/boot/dts/qcom/ipq8074.dtsi
|
2023-03-12 14:16:50 +00:00
|
|
|
@@ -468,9 +468,9 @@
|
2022-02-05 22:40:51 +00:00
|
|
|
#size-cells = <0>;
|
|
|
|
|
reg = <0x078b6000 0x600>;
|
|
|
|
|
interrupts = <GIC_SPI 96 IRQ_TYPE_LEVEL_HIGH>;
|
|
|
|
|
- clocks = <&gcc GCC_BLSP1_AHB_CLK>,
|
|
|
|
|
- <&gcc GCC_BLSP1_QUP2_I2C_APPS_CLK>;
|
|
|
|
|
- clock-names = "iface", "core";
|
|
|
|
|
+ clocks = <&gcc GCC_BLSP1_QUP2_I2C_APPS_CLK>,
|
|
|
|
|
+ <&gcc GCC_BLSP1_AHB_CLK>;
|
|
|
|
|
+ clock-names = "core", "iface";
|
|
|
|
|
clock-frequency = <400000>;
|
|
|
|
|
dmas = <&blsp_dma 14>, <&blsp_dma 15>;
|
|
|
|
|
dma-names = "tx", "rx";
|
2023-03-12 14:16:50 +00:00
|
|
|
@@ -485,9 +485,9 @@
|
2022-02-05 22:40:51 +00:00
|
|
|
#size-cells = <0>;
|
|
|
|
|
reg = <0x078b7000 0x600>;
|
|
|
|
|
interrupts = <GIC_SPI 97 IRQ_TYPE_LEVEL_HIGH>;
|
|
|
|
|
- clocks = <&gcc GCC_BLSP1_AHB_CLK>,
|
|
|
|
|
- <&gcc GCC_BLSP1_QUP3_I2C_APPS_CLK>;
|
|
|
|
|
- clock-names = "iface", "core";
|
|
|
|
|
+ clocks = <&gcc GCC_BLSP1_QUP3_I2C_APPS_CLK>,
|
|
|
|
|
+ <&gcc GCC_BLSP1_AHB_CLK>;
|
|
|
|
|
+ clock-names = "core", "iface";
|
|
|
|
|
clock-frequency = <100000>;
|
|
|
|
|
dmas = <&blsp_dma 16>, <&blsp_dma 17>;
|
|
|
|
|
dma-names = "tx", "rx";
|
2023-03-12 14:16:50 +00:00
|
|
|
@@ -500,9 +500,9 @@
|
2022-02-05 22:40:51 +00:00
|
|
|
#size-cells = <0>;
|
|
|
|
|
reg = <0x78b9000 0x600>;
|
|
|
|
|
interrupts = <GIC_SPI 299 IRQ_TYPE_LEVEL_HIGH>;
|
|
|
|
|
- clocks = <&gcc GCC_BLSP1_AHB_CLK>,
|
|
|
|
|
- <&gcc GCC_BLSP1_QUP5_I2C_APPS_CLK>;
|
|
|
|
|
- clock-names = "iface", "core";
|
|
|
|
|
+ clocks = <&gcc GCC_BLSP1_QUP5_I2C_APPS_CLK>,
|
|
|
|
|
+ <&gcc GCC_BLSP1_AHB_CLK>;
|
|
|
|
|
+ clock-names = "core", "iface";
|
|
|
|
|
clock-frequency = <400000>;
|
|
|
|
|
dmas = <&blsp_dma 20>, <&blsp_dma 21>;
|
|
|
|
|
dma-names = "tx", "rx";
|
2023-03-12 14:16:50 +00:00
|
|
|
@@ -515,9 +515,9 @@
|
2022-02-05 22:40:51 +00:00
|
|
|
#size-cells = <0>;
|
|
|
|
|
reg = <0x078ba000 0x600>;
|
|
|
|
|
interrupts = <GIC_SPI 300 IRQ_TYPE_LEVEL_HIGH>;
|
|
|
|
|
- clocks = <&gcc GCC_BLSP1_AHB_CLK>,
|
|
|
|
|
- <&gcc GCC_BLSP1_QUP6_I2C_APPS_CLK>;
|
|
|
|
|
- clock-names = "iface", "core";
|
|
|
|
|
+ clocks = <&gcc GCC_BLSP1_QUP6_I2C_APPS_CLK>,
|
|
|
|
|
+ <&gcc GCC_BLSP1_AHB_CLK>;
|
|
|
|
|
+ clock-names = "core", "iface";
|
|
|
|
|
clock-frequency = <100000>;
|
|
|
|
|
dmas = <&blsp_dma 22>, <&blsp_dma 23>;
|
|
|
|
|
dma-names = "tx", "rx";
|
