mirror of
https://github.com/openwrt/openwrt.git
synced 2024-12-29 01:59:02 +00:00
32 lines
970 B
Diff
32 lines
970 B
Diff
|
From 5dae72bf0e0fabb3164dbc4b5eee310c63f1975c Mon Sep 17 00:00:00 2001
|
||
|
|
From: Samuel Holland <samuel@sholland.org>
|
||
|
|
Date: Thu, 11 Aug 2022 22:20:31 -0500
|
||
|
|
Subject: [PATCH 039/117] riscv: dts: allwinner: d1: Add crypto engine support
|
||
|
|
|
||
|
|
Signed-off-by: Samuel Holland <samuel@sholland.org>
|
||
|
|
---
|
||
|
|
arch/riscv/boot/dts/allwinner/sun20i-d1.dtsi | 12 ++++++++++++
|
||
|
|
1 file changed, 12 insertions(+)
|
||
|
|
|
||
|
|
--- a/arch/riscv/boot/dts/allwinner/sun20i-d1.dtsi
|
||
|
|
+++ b/arch/riscv/boot/dts/allwinner/sun20i-d1.dtsi
|
||
|
|
@@ -457,6 +457,18 @@
|
||
|
|
};
|
||
|
|
};
|
||
|
|
|
||
|
|
+ crypto: crypto@3040000 {
|
||
|
|
+ compatible = "allwinner,sun20i-d1-crypto";
|
||
|
|
+ reg = <0x3040000 0x800>;
|
||
|
|
+ interrupts = <68 IRQ_TYPE_LEVEL_HIGH>;
|
||
|
|
+ clocks = <&ccu CLK_BUS_CE>,
|
||
|
|
+ <&ccu CLK_CE>,
|
||
|
|
+ <&ccu CLK_MBUS_CE>,
|
||
|
|
+ <&rtc CLK_IOSC>;
|
||
|
|
+ clock-names = "bus", "mod", "ram", "trng";
|
||
|
|
+ resets = <&ccu RST_BUS_CE>;
|
||
|
|
+ };
|
||
|
|
+
|
||
|
|
mbus: dram-controller@3102000 {
|
||
|
|
compatible = "allwinner,sun20i-d1-mbus";
|
||
|
|
reg = <0x3102000 0x1000>,
|