2020-09-25 22:46:13 +00:00
|
|
|
/dts-v1/;
|
|
|
|
|
2014-08-11 11:36:53 +00:00
|
|
|
/ {
|
|
|
|
#address-cells = <1>;
|
|
|
|
#size-cells = <1>;
|
|
|
|
compatible = "brcm,bcm6338";
|
|
|
|
|
2014-08-11 11:37:01 +00:00
|
|
|
aliases {
|
|
|
|
pflash = &pflash;
|
2015-02-27 17:39:49 +00:00
|
|
|
gpio0 = &gpio0;
|
2017-07-31 09:08:20 +00:00
|
|
|
serial0 = &uart0;
|
2017-02-07 11:31:02 +00:00
|
|
|
spi0 = &lsspi;
|
2014-08-11 11:37:01 +00:00
|
|
|
};
|
|
|
|
|
2014-08-11 11:36:53 +00:00
|
|
|
cpus {
|
2014-12-01 00:51:53 +00:00
|
|
|
#address-cells = <1>;
|
|
|
|
#size-cells = <0>;
|
|
|
|
|
2014-08-11 11:36:53 +00:00
|
|
|
cpu@0 {
|
|
|
|
compatible = "brcm,bmips3300", "mips,mips4Kc";
|
2014-12-01 00:51:53 +00:00
|
|
|
device_type = "cpu";
|
|
|
|
reg = <0>;
|
2014-08-11 11:36:53 +00:00
|
|
|
};
|
|
|
|
};
|
|
|
|
|
2014-12-01 00:52:07 +00:00
|
|
|
cpu_intc: interrupt-controller {
|
|
|
|
#address-cells = <0>;
|
|
|
|
compatible = "mti,cpu-interrupt-controller";
|
|
|
|
|
|
|
|
interrupt-controller;
|
|
|
|
#interrupt-cells = <1>;
|
|
|
|
};
|
|
|
|
|
2014-08-11 11:36:53 +00:00
|
|
|
memory { device_type = "memory"; reg = <0 0>; };
|
|
|
|
|
2014-08-11 11:37:01 +00:00
|
|
|
pflash: nor@1fc00000 {
|
|
|
|
compatible = "cfi-flash";
|
|
|
|
reg = <0x1fc00000 0x400000>;
|
2014-08-21 11:27:56 +00:00
|
|
|
bank-width = <2>;
|
2014-08-11 11:37:01 +00:00
|
|
|
#address-cells = <1>;
|
|
|
|
#size-cells = <1>;
|
|
|
|
|
|
|
|
status = "disabled";
|
|
|
|
};
|
|
|
|
|
2014-08-11 11:36:53 +00:00
|
|
|
ubus@fff00000 {
|
|
|
|
#address-cells = <1>;
|
|
|
|
#size-cells = <1>;
|
2014-12-01 00:51:56 +00:00
|
|
|
ranges;
|
2014-08-11 11:36:53 +00:00
|
|
|
compatible = "simple-bus";
|
2017-02-07 11:31:02 +00:00
|
|
|
interrupt-parent = <&periph_intc>;
|
2014-12-01 00:52:07 +00:00
|
|
|
|
|
|
|
periph_intc: interrupt-controller@fffe000c {
|
2016-06-15 10:37:33 +00:00
|
|
|
compatible = "brcm,bcm6345-l1-intc";
|
2014-12-01 00:52:07 +00:00
|
|
|
reg = <0xfffe000c 0x8>;
|
|
|
|
|
|
|
|
interrupt-controller;
|
|
|
|
#interrupt-cells = <1>;
|
|
|
|
|
|
|
|
interrupt-parent = <&cpu_intc>;
|
|
|
|
interrupts = <2>;
|
|
|
|
};
|
|
|
|
|
|
|
|
ext_intc: interrupt-controller@fffe0014 {
|
|
|
|
compatible = "brcm,bcm6345-ext-intc";
|
|
|
|
reg = <0xfffe0014 0x4>;
|
|
|
|
|
|
|
|
interrupt-controller;
|
|
|
|
#interrupt-cells = <2>;
|
|
|
|
|
|
|
|
interrupt-parent = <&cpu_intc>;
|
|
|
|
interrupts = <3>, <4>, <5>, <6>;
|
|
|
|
};
|
2015-02-27 17:39:49 +00:00
|
|
|
|
|
|
|
gpio0: gpio-controller@fffe0404 {
|
|
|
|
compatible = "brcm,bcm6345-gpio";
|
|
|
|
reg = <0xfffe0404 4>, <0xfffe040c 4>;
|
|
|
|
|
|
|
|
gpio-controller;
|
|
|
|
#gpio-cells = <2>;
|
|
|
|
|
|
|
|
ngpios = <8>;
|
|
|
|
};
|
2017-02-07 11:31:02 +00:00
|
|
|
|
2017-07-31 09:08:20 +00:00
|
|
|
uart0: serial@fffe0300 {
|
|
|
|
compatible = "brcm,bcm6345-uart";
|
|
|
|
reg = <0xfffe0300 0x18>;
|
|
|
|
|
|
|
|
interrupt-parent = <&periph_intc>;
|
|
|
|
interrupts = <2>;
|
|
|
|
|
|
|
|
/* clocks = <&periph_clk>; */
|
|
|
|
/* clock-names = "refclk"; */
|
|
|
|
|
|
|
|
status = "disabled";
|
|
|
|
};
|
|
|
|
|
2017-02-07 11:31:02 +00:00
|
|
|
lsspi: spi@fffe0c00 {
|
|
|
|
#address-cells = <1>;
|
|
|
|
#size-cells = <0>;
|
|
|
|
compatible = "brcm,bcm6348-spi";
|
|
|
|
reg = <0xfffe0c00 0x40>;
|
|
|
|
interrupts = <1>;
|
|
|
|
/* clocks = <&clkctl 9>; */
|
|
|
|
};
|
2014-08-11 11:36:53 +00:00
|
|
|
};
|
|
|
|
};
|