mirror of
https://github.com/openwrt/openwrt.git
synced 2024-12-24 15:56:49 +00:00
26 lines
1012 B
Diff
26 lines
1012 B
Diff
|
From 7af67019cd78d028ef377df689ac103d51905518 Mon Sep 17 00:00:00 2001
|
||
|
|
From: Shreeya Patel <shreeya.patel@collabora.com>
|
||
|
|
Date: Thu, 28 Mar 2024 04:20:53 +0530
|
||
|
|
Subject: [PATCH] clk: rockchip: rk3588: Add reset line for HDMI Receiver
|
||
|
|
|
||
|
|
Export hdmirx_biu reset line required by the Synopsys
|
||
|
|
DesignWare HDMIRX Controller.
|
||
|
|
|
||
|
|
Signed-off-by: Shreeya Patel <shreeya.patel@collabora.com>
|
||
|
|
Link: https://lore.kernel.org/r/20240327225057.672304-3-shreeya.patel@collabora.com
|
||
|
|
Signed-off-by: Heiko Stuebner <heiko@sntech.de>
|
||
|
|
---
|
||
|
|
drivers/clk/rockchip/rst-rk3588.c | 1 +
|
||
|
|
1 file changed, 1 insertion(+)
|
||
|
|
|
||
|
|
--- a/drivers/clk/rockchip/rst-rk3588.c
|
||
|
|
+++ b/drivers/clk/rockchip/rst-rk3588.c
|
||
|
|
@@ -577,6 +577,7 @@ static const int rk3588_register_offset[
|
||
|
|
|
||
|
|
/* SOFTRST_CON59 */
|
||
|
|
RK3588_CRU_RESET_OFFSET(SRST_A_HDCP1_BIU, 59, 6),
|
||
|
|
+ RK3588_CRU_RESET_OFFSET(SRST_A_HDMIRX_BIU, 59, 7),
|
||
|
|
RK3588_CRU_RESET_OFFSET(SRST_A_VO1_BIU, 59, 8),
|
||
|
|
RK3588_CRU_RESET_OFFSET(SRST_H_VOP1_BIU, 59, 9),
|
||
|
|
RK3588_CRU_RESET_OFFSET(SRST_H_VOP1_S_BIU, 59, 10),
|