mirror of
https://github.com/openwrt/openwrt.git
synced 2024-12-29 18:19:02 +00:00
44 lines
1.1 KiB
Diff
44 lines
1.1 KiB
Diff
|
--- /dev/null
|
||
|
|
+++ b/arch/mips/include/asm/mach-lantiq/falcon/lantiq_soc.h
|
||
|
|
@@ -0,0 +1,40 @@
|
||
|
|
+/*
|
||
|
|
+ * This program is free software; you can redistribute it and/or modify it
|
||
|
|
+ * under the terms of the GNU General Public License version 2 as published
|
||
|
|
+ * by the Free Software Foundation.
|
||
|
|
+ *
|
||
|
|
+ * Copyright (C) 2010 John Crispin <blogic@openwrt.org>
|
||
|
|
+ */
|
||
|
|
+
|
||
|
|
+#ifndef _LTQ_FALCON_H__
|
||
|
|
+#define _LTQ_FALCON_H__
|
||
|
|
+
|
||
|
|
+#ifdef CONFIG_SOC_FALCON
|
||
|
|
+
|
||
|
|
+#include <lantiq.h>
|
||
|
|
+
|
||
|
|
+/* Chip IDs */
|
||
|
|
+#define SOC_ID_FALCON 0x01B8
|
||
|
|
+
|
||
|
|
+/* SoC Types */
|
||
|
|
+#define SOC_TYPE_FALCON 0x01
|
||
|
|
+
|
||
|
|
+/* ASC0/1 - serial port */
|
||
|
|
+#define LTQ_ASC0_BASE_ADDR 0x1E100C00
|
||
|
|
+#define LTQ_ASC1_BASE_ADDR 0x1E100B00
|
||
|
|
+#define LTQ_ASC_SIZE 0x100
|
||
|
|
+
|
||
|
|
+#define LTQ_ASC_TIR(x) (INT_NUM_IM3_IRL0 + (x * 8))
|
||
|
|
+#define LTQ_ASC_RIR(x) (INT_NUM_IM3_IRL0 + (x * 8) + 1)
|
||
|
|
+#define LTQ_ASC_EIR(x) (INT_NUM_IM3_IRL0 + (x * 8) + 2)
|
||
|
|
+
|
||
|
|
+/* ICU - interrupt control unit */
|
||
|
|
+#define LTQ_ICU_BASE_ADDR 0x1F880200
|
||
|
|
+#define LTQ_ICU_SIZE 0x100
|
||
|
|
+
|
||
|
|
+/* WDT */
|
||
|
|
+#define LTQ_WDT_BASE_ADDR 0x1F8803F0
|
||
|
|
+#define LTQ_WDT_SIZE 0x10
|
||
|
|
+
|
||
|
|
+#endif /* CONFIG_SOC_FALCON */
|
||
|
|
+#endif /* _LTQ_XWAY_H__ */
|