2021-04-02 23:43:50 +00:00
|
|
|
// SPDX-License-Identifier: GPL-2.0-or-later OR MIT
|
|
|
|
|
|
|
|
/dts-v1/;
|
|
|
|
#include <dt-bindings/input/input.h>
|
|
|
|
#include <dt-bindings/gpio/gpio.h>
|
|
|
|
#include <dt-bindings/leds/common.h>
|
|
|
|
|
|
|
|
#include "mt7622.dtsi"
|
|
|
|
#include "mt6380.dtsi"
|
|
|
|
|
|
|
|
/ {
|
|
|
|
aliases {
|
|
|
|
led-boot = &led_blue;
|
|
|
|
led-failsafe = &led_blue;
|
|
|
|
led-running = &led_blue;
|
|
|
|
led-upgrade = &led_blue;
|
|
|
|
label-mac-device = &gmac0;
|
|
|
|
serial0 = &uart0;
|
|
|
|
};
|
|
|
|
|
|
|
|
chosen {
|
|
|
|
stdout-path = "serial0:115200n8";
|
|
|
|
bootargs = "earlycon=uart8250,mmio32,0x11002000 swiotlb=512 console=ttyS0,115200n8";
|
|
|
|
};
|
|
|
|
|
|
|
|
cpus {
|
|
|
|
cpu@0 {
|
|
|
|
proc-supply = <&mt6380_vcpu_reg>;
|
|
|
|
sram-supply = <&mt6380_vm_reg>;
|
|
|
|
};
|
|
|
|
|
|
|
|
cpu@1 {
|
|
|
|
proc-supply = <&mt6380_vcpu_reg>;
|
|
|
|
sram-supply = <&mt6380_vm_reg>;
|
|
|
|
};
|
|
|
|
};
|
|
|
|
|
|
|
|
gpio-keys {
|
|
|
|
compatible = "gpio-keys";
|
|
|
|
|
|
|
|
reset {
|
|
|
|
label = "reset";
|
|
|
|
linux,code = <KEY_RESTART>;
|
|
|
|
gpios = <&pio 62 GPIO_ACTIVE_LOW>;
|
|
|
|
};
|
|
|
|
};
|
|
|
|
|
|
|
|
memory {
|
|
|
|
reg = <0 0x40000000 0 0x3f000000>;
|
|
|
|
};
|
|
|
|
|
|
|
|
reg_1p8v: regulator-1p8v {
|
|
|
|
compatible = "regulator-fixed";
|
|
|
|
regulator-name = "fixed-1.8V";
|
|
|
|
regulator-min-microvolt = <1800000>;
|
|
|
|
regulator-max-microvolt = <1800000>;
|
|
|
|
regulator-always-on;
|
|
|
|
};
|
|
|
|
|
|
|
|
reg_3p3v: regulator-3p3v {
|
|
|
|
compatible = "regulator-fixed";
|
|
|
|
regulator-name = "fixed-3.3V";
|
|
|
|
regulator-min-microvolt = <3300000>;
|
|
|
|
regulator-max-microvolt = <3300000>;
|
|
|
|
regulator-boot-on;
|
|
|
|
regulator-always-on;
|
|
|
|
};
|
|
|
|
};
|
|
|
|
|
|
|
|
&pcie0 {
|
|
|
|
pinctrl-names = "default";
|
|
|
|
pinctrl-0 = <&pcie0_pins>;
|
|
|
|
status = "okay";
|
|
|
|
};
|
|
|
|
|
|
|
|
|
|
|
|
&pio {
|
|
|
|
eth_pins: eth-pins {
|
|
|
|
mux {
|
|
|
|
function = "eth";
|
|
|
|
groups = "mdc_mdio", "rgmii_via_gmac2";
|
|
|
|
};
|
|
|
|
};
|
|
|
|
|
|
|
|
pcie0_pins: pcie0-pins {
|
|
|
|
mux {
|
|
|
|
function = "pcie";
|
|
|
|
groups = "pcie0_pad_perst",
|
|
|
|
"pcie0_1_waken",
|
|
|
|
"pcie0_1_clkreq";
|
|
|
|
};
|
|
|
|
};
|
|
|
|
|
|
|
|
pcie1_pins: pcie1-pins {
|
|
|
|
mux {
|
|
|
|
function = "pcie";
|
|
|
|
groups = "pcie1_pad_perst",
|
|
|
|
"pcie1_0_waken",
|
|
|
|
"pcie1_0_clkreq";
|
|
|
|
};
|
|
|
|
};
|
|
|
|
|
|
|
|
pmic_bus_pins: pmic-bus-pins {
|
|
|
|
mux {
|
|
|
|
function = "pmic";
|
|
|
|
groups = "pmic_bus";
|
|
|
|
};
|
|
|
|
};
|
|
|
|
|
|
|
|
spi_nor_pins: spi-nor-pins {
|
|
|
|
mux {
|
|
|
|
function = "flash";
|
|
|
|
groups = "spi_nor";
|
|
|
|
};
|
|
|
|
};
|
|
|
|
|
|
|
|
uart0_pins: uart0-pins {
|
|
|
|
mux {
|
|
|
|
function = "uart";
|
|
|
|
groups = "uart0_0_tx_rx" ;
|
|
|
|
};
|
|
|
|
};
|
|
|
|
|
|
|
|
uart3_pins: uart3-pins {
|
|
|
|
mux {
|
|
|
|
function = "uart";
|
|
|
|
groups = "uart3_1_tx_rx" ;
|
|
|
|
};
|
|
|
|
};
|
|
|
|
|
|
|
|
i2c0_pins: i2c0-pins {
|
|
|
|
mux {
|
|
|
|
function = "i2c";
|
|
|
|
groups = "i2c0";
|
|
|
|
};
|
|
|
|
};
|
|
|
|
|
|
|
|
watchdog_pins: watchdog-pins {
|
|
|
|
mux {
|
|
|
|
function = "watchdog";
|
|
|
|
groups = "watchdog";
|
|
|
|
};
|
|
|
|
};
|
|
|
|
};
|
|
|
|
|
|
|
|
&bch {
|
|
|
|
status = "okay";
|
|
|
|
};
|
|
|
|
|
|
|
|
&btif {
|
|
|
|
status = "disabled";
|
|
|
|
};
|
|
|
|
|
|
|
|
ð {
|
|
|
|
status = "okay";
|
|
|
|
pinctrl-names = "default";
|
|
|
|
pinctrl-0 = <ð_pins>;
|
|
|
|
|
|
|
|
gmac0: mac@0 {
|
|
|
|
compatible = "mediatek,eth-mac";
|
|
|
|
reg = <0>;
|
|
|
|
|
|
|
|
phy-mode = "2500base-x";
|
2021-11-02 04:03:15 +00:00
|
|
|
phy-handle = <&phy0>;
|
|
|
|
phy-connection-type = "2500base-x";
|
2021-04-02 23:43:50 +00:00
|
|
|
};
|
|
|
|
|
|
|
|
mdio: mdio-bus {
|
|
|
|
#address-cells = <1>;
|
|
|
|
#size-cells = <0>;
|
|
|
|
|
2021-11-02 04:03:15 +00:00
|
|
|
phy0: ethernet-phy@8 {
|
2021-04-02 23:43:50 +00:00
|
|
|
compatible = "ethernet-phy-ieee802.3-c45";
|
2021-11-02 04:03:15 +00:00
|
|
|
reg = <0x8>;
|
2021-04-02 23:43:50 +00:00
|
|
|
};
|
|
|
|
};
|
|
|
|
};
|
|
|
|
|
|
|
|
&pwrap {
|
|
|
|
pinctrl-names = "default";
|
|
|
|
pinctrl-0 = <&pmic_bus_pins>;
|
|
|
|
|
|
|
|
status = "okay";
|
|
|
|
};
|
|
|
|
|
|
|
|
&nor_flash {
|
|
|
|
pinctrl-names = "default";
|
|
|
|
pinctrl-0 = <&spi_nor_pins>;
|
|
|
|
|
|
|
|
status = "okay";
|
|
|
|
|
|
|
|
flash@0 {
|
|
|
|
compatible = "jedec,spi-nor";
|
|
|
|
reg = <0>;
|
|
|
|
spi-max-frequency = <50000000>;
|
|
|
|
|
|
|
|
nor_partitions: partitions {
|
|
|
|
compatible = "fixed-partitions";
|
|
|
|
#address-cells = <1>;
|
|
|
|
#size-cells = <1>;
|
|
|
|
|
|
|
|
};
|
|
|
|
};
|
|
|
|
};
|
|
|
|
|
|
|
|
&uart0 {
|
|
|
|
pinctrl-names = "default";
|
|
|
|
pinctrl-0 = <&uart0_pins>;
|
|
|
|
status = "okay";
|
|
|
|
};
|
|
|
|
|
|
|
|
&uart3 {
|
|
|
|
pinctrl-names = "default";
|
|
|
|
pinctrl-0 = <&uart3_pins>;
|
|
|
|
status = "okay";
|
|
|
|
|
|
|
|
/* MT7915 Bluetooth */
|
|
|
|
};
|
|
|
|
|
|
|
|
&i2c0 {
|
|
|
|
pinctrl-names = "default";
|
|
|
|
pinctrl-0 = <&i2c0_pins>;
|
|
|
|
status = "okay";
|
|
|
|
|
|
|
|
led-controller@30 {
|
|
|
|
compatible = "ubnt,ledbar";
|
|
|
|
reg = <0x30>;
|
|
|
|
|
|
|
|
enable-gpio = <&pio 59 0>;
|
|
|
|
|
|
|
|
red {
|
|
|
|
label = "red";
|
|
|
|
};
|
|
|
|
|
|
|
|
green {
|
|
|
|
label = "green";
|
|
|
|
};
|
|
|
|
|
|
|
|
led_blue: blue {
|
|
|
|
label = "blue";
|
|
|
|
};
|
|
|
|
};
|
|
|
|
};
|
|
|
|
|
|
|
|
&watchdog {
|
|
|
|
pinctrl-names = "default";
|
|
|
|
pinctrl-0 = <&watchdog_pins>;
|
|
|
|
status = "okay";
|
|
|
|
};
|