mirror of
https://github.com/openwrt/openwrt.git
synced 2024-12-20 22:23:27 +00:00
38 lines
1.5 KiB
Diff
38 lines
1.5 KiB
Diff
|
From 190ae222ef6ded27021620afdc3f5a36861d3625 Mon Sep 17 00:00:00 2001
|
||
|
|
From: Minghuan Lian <Minghuan.Lian@nxp.com>
|
||
|
|
Date: Tue, 17 Jan 2017 17:32:38 +0800
|
||
|
|
Subject: [PATCH 07/13] arm: dts: ls1021a: share all MSIs
|
||
|
|
|
||
|
|
Cherry-pick patchwork patch.
|
||
|
|
|
||
|
|
In order to maximize the use of MSI, a PCIe controller will share
|
||
|
|
all MSI controllers. The patch changes msi-parent to refer to all
|
||
|
|
MSI controller dts nodes.
|
||
|
|
|
||
|
|
Signed-off-by: Minghuan Lian <Minghuan.Lian@nxp.com>
|
||
|
|
Signed-off-by: Yangbo Lu <yangbo.lu@nxp.com>
|
||
|
|
---
|
||
|
|
arch/arm/boot/dts/ls1021a.dtsi | 4 ++--
|
||
|
|
1 file changed, 2 insertions(+), 2 deletions(-)
|
||
|
|
|
||
|
|
--- a/arch/arm/boot/dts/ls1021a.dtsi
|
||
|
|
+++ b/arch/arm/boot/dts/ls1021a.dtsi
|
||
|
|
@@ -568,7 +568,7 @@
|
||
|
|
bus-range = <0x0 0xff>;
|
||
|
|
ranges = <0x81000000 0x0 0x00000000 0x40 0x00010000 0x0 0x00010000 /* downstream I/O */
|
||
|
|
0x82000000 0x0 0x40000000 0x40 0x40000000 0x0 0x40000000>; /* non-prefetchable memory */
|
||
|
|
- msi-parent = <&msi1>;
|
||
|
|
+ msi-parent = <&msi1>, <&msi2>;
|
||
|
|
#interrupt-cells = <1>;
|
||
|
|
interrupt-map-mask = <0 0 0 7>;
|
||
|
|
interrupt-map = <0000 0 0 1 &gic GIC_SPI 91 IRQ_TYPE_LEVEL_HIGH>,
|
||
|
|
@@ -591,7 +591,7 @@
|
||
|
|
bus-range = <0x0 0xff>;
|
||
|
|
ranges = <0x81000000 0x0 0x00000000 0x48 0x00010000 0x0 0x00010000 /* downstream I/O */
|
||
|
|
0x82000000 0x0 0x40000000 0x48 0x40000000 0x0 0x40000000>; /* non-prefetchable memory */
|
||
|
|
- msi-parent = <&msi2>;
|
||
|
|
+ msi-parent = <&msi1>, <&msi2>;
|
||
|
|
#interrupt-cells = <1>;
|
||
|
|
interrupt-map-mask = <0 0 0 7>;
|
||
|
|
interrupt-map = <0000 0 0 1 &gic GIC_SPI 92 IRQ_TYPE_LEVEL_HIGH>,
|