2019-09-19 14:43:19 +00:00
|
|
|
From f77d4bf8ea9217d57be6982a6fdfa9f5f9c9b927 Mon Sep 17 00:00:00 2001
|
2019-07-09 18:32:28 +00:00
|
|
|
From: Daniel Matuschek <info@crazy-audio.com>
|
|
|
|
|
Date: Wed, 15 Jan 2014 21:41:23 +0100
|
2019-09-19 14:43:19 +00:00
|
|
|
Subject: [PATCH 085/806] ASoC: wm8804: MCLK configuration options, 32-bit
|
2019-07-09 18:32:28 +00:00
|
|
|
|
|
|
|
|
WM8804 can run with PLL frequencies of 256xfs and 128xfs for most sample
|
|
|
|
|
rates. At 192kHz only 128xfs is supported. The existing driver selects
|
|
|
|
|
128xfs automatically for some lower samples rates. By using an
|
|
|
|
|
additional mclk_div divider, it is now possible to control the
|
|
|
|
|
behaviour. This allows using 256xfs PLL frequency on all sample rates up
|
|
|
|
|
to 96kHz. It should allow lower jitter and better signal quality. The
|
|
|
|
|
behavior has to be controlled by the sound card driver, because some
|
|
|
|
|
sample frequency share the same setting. e.g. 192kHz and 96kHz use
|
|
|
|
|
24.576MHz master clock. The only difference is the MCLK divider.
|
|
|
|
|
|
|
|
|
|
This also added support for 32bit data.
|
|
|
|
|
|
|
|
|
|
Signed-off-by: Daniel Matuschek <daniel@matuschek.net>
|
|
|
|
|
---
|
|
|
|
|
sound/soc/codecs/wm8804.c | 1 +
|
|
|
|
|
1 file changed, 1 insertion(+)
|
|
|
|
|
|
|
|
|
|
--- a/sound/soc/codecs/wm8804.c
|
|
|
|
|
+++ b/sound/soc/codecs/wm8804.c
|
|
|
|
|
@@ -550,6 +550,7 @@ static const struct snd_soc_component_dr
|
|
|
|
|
.use_pmdown_time = 1,
|
|
|
|
|
.endianness = 1,
|
|
|
|
|
.non_legacy_dai_naming = 1,
|
|
|
|
|
+ .idle_bias_on = true,
|
|
|
|
|
};
|
|
|
|
|
|
|
|
|
|
const struct regmap_config wm8804_regmap_config = {
|
