mirror of
https://github.com/openwrt/openwrt.git
synced 2024-12-23 15:32:33 +00:00
88 lines
2.4 KiB
Diff
88 lines
2.4 KiB
Diff
|
From b2998ffa15aabea3292159ca20973f45ed9cb4b0 Mon Sep 17 00:00:00 2001
|
||
|
|
From: bjorn <beikeland@gmail.com>
|
||
|
|
Date: Thu, 7 May 2020 05:11:43 +0200
|
||
|
|
Subject: [PATCH] overlays: Add spi0 overlay to support sc16is752
|
||
|
|
|
||
|
|
Signed-off-by: Bjorn <beikeland@gmail.com>
|
||
|
|
---
|
||
|
|
arch/arm/boot/dts/overlays/Makefile | 1 +
|
||
|
|
arch/arm/boot/dts/overlays/README | 8 ++++
|
||
|
|
.../dts/overlays/sc16is752-spi0-overlay.dts | 44 +++++++++++++++++++
|
||
|
|
3 files changed, 53 insertions(+)
|
||
|
|
create mode 100644 arch/arm/boot/dts/overlays/sc16is752-spi0-overlay.dts
|
||
|
|
|
||
|
|
--- a/arch/arm/boot/dts/overlays/Makefile
|
||
|
|
+++ b/arch/arm/boot/dts/overlays/Makefile
|
||
|
|
@@ -143,6 +143,7 @@ dtbo-$(CONFIG_ARCH_BCM2835) += \
|
||
|
|
rra-digidac1-wm8741-audio.dtbo \
|
||
|
|
sc16is750-i2c.dtbo \
|
||
|
|
sc16is752-i2c.dtbo \
|
||
|
|
+ sc16is752-spi0.dtbo \
|
||
|
|
sc16is752-spi1.dtbo \
|
||
|
|
sdhost.dtbo \
|
||
|
|
sdio.dtbo \
|
||
|
|
--- a/arch/arm/boot/dts/overlays/README
|
||
|
|
+++ b/arch/arm/boot/dts/overlays/README
|
||
|
|
@@ -2144,6 +2144,14 @@ Params: int_pin GPIO use
|
||
|
|
xtal On-board crystal frequency (default 14745600)
|
||
|
|
|
||
|
|
|
||
|
|
+Name: sc16is752-spi0
|
||
|
|
+Info: Overlay for the NXP SC16IS752 Dual UART with SPI Interface
|
||
|
|
+ Enables the chip on SPI0.
|
||
|
|
+Load: dtoverlay=sc16is752-spi0,<param>=<val>
|
||
|
|
+Params: int_pin GPIO used for IRQ (default 24)
|
||
|
|
+ xtal On-board crystal frequency (default 14745600)
|
||
|
|
+
|
||
|
|
+
|
||
|
|
Name: sc16is752-spi1
|
||
|
|
Info: Overlay for the NXP SC16IS752 Dual UART with SPI Interface
|
||
|
|
Enables the chip on SPI1.
|
||
|
|
--- /dev/null
|
||
|
|
+++ b/arch/arm/boot/dts/overlays/sc16is752-spi0-overlay.dts
|
||
|
|
@@ -0,0 +1,44 @@
|
||
|
|
+/dts-v1/;
|
||
|
|
+/plugin/;
|
||
|
|
+
|
||
|
|
+/ {
|
||
|
|
+ compatible = "brcm,bcm2835";
|
||
|
|
+
|
||
|
|
+ fragment@0 {
|
||
|
|
+ target = <&spi0>;
|
||
|
|
+ __overlay__ {
|
||
|
|
+ #address-cells = <1>;
|
||
|
|
+ #size-cells = <0>;
|
||
|
|
+ status = "okay";
|
||
|
|
+
|
||
|
|
+ sc16is752: sc16is752@0 {
|
||
|
|
+ compatible = "nxp,sc16is752";
|
||
|
|
+ reg = <0>; /* CE0 */
|
||
|
|
+ clocks = <&sc16is752_clk>;
|
||
|
|
+ interrupt-parent = <&gpio>;
|
||
|
|
+ interrupts = <24 2>; /* IRQ_TYPE_EDGE_FALLING */
|
||
|
|
+ #gpio-controller;
|
||
|
|
+ #gpio-cells = <2>;
|
||
|
|
+ spi-max-frequency = <4000000>;
|
||
|
|
+
|
||
|
|
+ sc16is752_clk: sc16is752_clk {
|
||
|
|
+ compatible = "fixed-clock";
|
||
|
|
+ #clock-cells = <0>;
|
||
|
|
+ clock-frequency = <14745600>;
|
||
|
|
+ };
|
||
|
|
+ };
|
||
|
|
+ };
|
||
|
|
+ };
|
||
|
|
+
|
||
|
|
+ fragment@1 {
|
||
|
|
+ target = <&spidev0>;
|
||
|
|
+ __overlay__ {
|
||
|
|
+ status = "disabled";
|
||
|
|
+ };
|
||
|
|
+ };
|
||
|
|
+
|
||
|
|
+ __overrides__ {
|
||
|
|
+ int_pin = <&sc16is752>,"interrupts:0";
|
||
|
|
+ xtal = <&sc16is752_clk>, "clock-frequency:0";
|
||
|
|
+ };
|
||
|
|
+};
|