mirror of
https://github.com/openwrt/openwrt.git
synced 2025-01-01 03:26:51 +00:00
41 lines
1.4 KiB
Diff
41 lines
1.4 KiB
Diff
|
From effa2ef8717b0390e8fb0648e16df1b43610af53 Mon Sep 17 00:00:00 2001
|
||
|
From: Ban Tao <fengzheng923@gmail.com>
|
||
|
Date: Tue, 2 Mar 2021 20:40:23 +0800
|
||
|
Subject: [PATCH 059/117] pwm: sun8i-v536: document device tree bindings
|
||
|
|
||
|
This adds binding documentation for sun8i-v536 SoC PWM driver.
|
||
|
|
||
|
Signed-off-by: Ban Tao <fengzheng923@gmail.com>
|
||
|
---
|
||
|
.../bindings/pwm/pwm-sun8i-v536.txt | 24 +++++++++++++++++++
|
||
|
1 file changed, 24 insertions(+)
|
||
|
create mode 100644 Documentation/devicetree/bindings/pwm/pwm-sun8i-v536.txt
|
||
|
|
||
|
--- /dev/null
|
||
|
+++ b/Documentation/devicetree/bindings/pwm/pwm-sun8i-v536.txt
|
||
|
@@ -0,0 +1,24 @@
|
||
|
+Allwinner sun8i-v536 SoC PWM controller
|
||
|
+
|
||
|
+Required properties:
|
||
|
+ - compatible: should be "allwinner,<name>-pwm"
|
||
|
+ "allwinner,sun8i-v833-pwm"
|
||
|
+ "allwinner,sun8i-v536-pwm"
|
||
|
+ "allwinner,sun50i-r818-pwm"
|
||
|
+ "allwinner,sun50i-a133-pwm"
|
||
|
+ "allwinner,sun50i-r329-pwm"
|
||
|
+ - reg: physical base address and length of the controller's registers
|
||
|
+ - #pwm-cells: should be 3. See pwm.txt in this directory for a description of
|
||
|
+ the cells format.
|
||
|
+ - clocks: From common clock binding, handle to the parent clock.
|
||
|
+ - resets: From reset clock binding, handle to the parent clock.
|
||
|
+
|
||
|
+Example:
|
||
|
+
|
||
|
+ pwm: pwm@300a0000 {
|
||
|
+ compatible = "allwinner,sun50i-r818-pwm";
|
||
|
+ reg = <0x0300a000 0x3ff>;
|
||
|
+ clocks = <&ccu CLK_BUS_PWM>;
|
||
|
+ resets = <&ccu RST_BUS_PWM>;
|
||
|
+ #pwm-cells = <3>;
|
||
|
+ };
|