2023-05-22 21:13:08 +00:00
|
|
|
From a4748d2850783d36f77ccf2b5fcc86ccf1800ef1 Mon Sep 17 00:00:00 2001
|
|
|
|
From: Robert Marko <robimarko@gmail.com>
|
|
|
|
Date: Wed, 16 Nov 2022 22:48:36 +0100
|
|
|
|
Subject: [PATCH] arm64: dts: qcom: ipq8074: set Gen2 PCIe pcie max-link-speed
|
|
|
|
|
|
|
|
Add the generic 'max-link-speed' property to describe the Gen2 PCIe link
|
|
|
|
generation limit.
|
|
|
|
This allows the generic DWC code to configure the link speed correctly.
|
|
|
|
|
|
|
|
Signed-off-by: Robert Marko <robimarko@gmail.com>
|
|
|
|
---
|
|
|
|
arch/arm64/boot/dts/qcom/ipq8074.dtsi | 1 +
|
|
|
|
1 file changed, 1 insertion(+)
|
|
|
|
|
|
|
|
--- a/arch/arm64/boot/dts/qcom/ipq8074.dtsi
|
|
|
|
+++ b/arch/arm64/boot/dts/qcom/ipq8074.dtsi
|
2024-01-26 09:19:40 +00:00
|
|
|
@@ -768,6 +768,7 @@
|
2023-05-22 21:13:08 +00:00
|
|
|
linux,pci-domain = <1>;
|
|
|
|
bus-range = <0x00 0xff>;
|
|
|
|
num-lanes = <1>;
|
|
|
|
+ max-link-speed = <2>;
|
|
|
|
#address-cells = <3>;
|
|
|
|
#size-cells = <2>;
|
|
|
|
|