mirror of
https://github.com/openwrt/openwrt.git
synced 2024-12-29 10:08:59 +00:00
45 lines
1.3 KiB
Diff
45 lines
1.3 KiB
Diff
|
--- a/arch/arm/boot/dts/ox820.dtsi
|
||
|
|
+++ b/arch/arm/boot/dts/ox820.dtsi
|
||
|
|
@@ -246,6 +246,15 @@
|
||
|
|
};
|
||
|
|
};
|
||
|
|
|
||
|
|
+ pcie_phy: pcie-phy@a00000 {
|
||
|
|
+ compatible = "oxsemi,ox820-pcie-phy";
|
||
|
|
+ reg = <0xa00000 0x10>;
|
||
|
|
+ #phy-cells = <0>;
|
||
|
|
+ resets = <&reset RESET_PCIEPHY>;
|
||
|
|
+ reset-names = "phy";
|
||
|
|
+ status = "disabled";
|
||
|
|
+ };
|
||
|
|
+
|
||
|
|
sys: sys-ctrl@e00000 {
|
||
|
|
compatible = "oxsemi,ox820-sys-ctrl", "syscon", "simple-mfd";
|
||
|
|
reg = <0xe00000 0x200000>;
|
||
|
|
--- a/drivers/phy/Kconfig
|
||
|
|
+++ b/drivers/phy/Kconfig
|
||
|
|
@@ -26,6 +26,13 @@ config PHY_LPC18XX_USB_OTG
|
||
|
|
This driver is need for USB0 support on LPC18xx/43xx and takes
|
||
|
|
care of enabling and clock setup.
|
||
|
|
|
||
|
|
+config PHY_OXNAS
|
||
|
|
+ tristate "Oxford Semi. OX820 PCI-E PHY support"
|
||
|
|
+ depends on HAS_IOMEM && OF && (ARM || COMPILE_TEST)
|
||
|
|
+ select GENERIC_PHY
|
||
|
|
+ help
|
||
|
|
+ This option enables support for OXNAS OX820 SoC PCIE PHY.
|
||
|
|
+
|
||
|
|
config PHY_PISTACHIO_USB
|
||
|
|
tristate "IMG Pistachio USB2.0 PHY driver"
|
||
|
|
depends on MACH_PISTACHIO
|
||
|
|
--- a/drivers/phy/Makefile
|
||
|
|
+++ b/drivers/phy/Makefile
|
||
|
|
@@ -5,6 +5,7 @@
|
||
|
|
|
||
|
|
obj-$(CONFIG_GENERIC_PHY) += phy-core.o
|
||
|
|
obj-$(CONFIG_PHY_LPC18XX_USB_OTG) += phy-lpc18xx-usb-otg.o
|
||
|
|
+obj-$(CONFIG_PHY_OXNAS) += phy-oxnas-pcie.o
|
||
|
|
obj-$(CONFIG_PHY_XGENE) += phy-xgene.o
|
||
|
|
obj-$(CONFIG_PHY_PISTACHIO_USB) += phy-pistachio-usb.o
|
||
|
|
obj-$(CONFIG_ARCH_SUNXI) += allwinner/
|