mirror of
https://github.com/openwrt/openwrt.git
synced 2024-12-25 08:21:14 +00:00
104 lines
2.7 KiB
Diff
104 lines
2.7 KiB
Diff
|
From 660d569b1a623e4b64350e608bbf8bc2cc6332e9 Mon Sep 17 00:00:00 2001
|
||
|
From: Phil Elwell <phil@raspberrypi.com>
|
||
|
Date: Tue, 19 Dec 2023 11:27:20 +0000
|
||
|
Subject: [PATCH] dts: rp1: Add I2C timings
|
||
|
|
||
|
Signed-off-by: Phil Elwell <phil@raspberrypi.com>
|
||
|
---
|
||
|
arch/arm/boot/dts/rp1.dtsi | 42 ++++++++++++++++++++++++++++++++++++++
|
||
|
1 file changed, 42 insertions(+)
|
||
|
|
||
|
--- a/arch/arm/boot/dts/rp1.dtsi
|
||
|
+++ b/arch/arm/boot/dts/rp1.dtsi
|
||
|
@@ -305,6 +305,12 @@
|
||
|
compatible = "snps,designware-i2c";
|
||
|
interrupts = <RP1_INT_I2C0 IRQ_TYPE_LEVEL_HIGH>;
|
||
|
clocks = <&rp1_clocks RP1_CLK_SYS>;
|
||
|
+ snps,ss_hcnt = <978>;
|
||
|
+ snps,ss_lcnt = <990>;
|
||
|
+ snps,fs_hcnt = <200>;
|
||
|
+ snps,fs_lcnt = <268>;
|
||
|
+ snps,fp_hcnt = <60>;
|
||
|
+ snps,fp_lcnt = <107>;
|
||
|
status = "disabled";
|
||
|
};
|
||
|
|
||
|
@@ -313,6 +319,12 @@
|
||
|
compatible = "snps,designware-i2c";
|
||
|
interrupts = <RP1_INT_I2C1 IRQ_TYPE_LEVEL_HIGH>;
|
||
|
clocks = <&rp1_clocks RP1_CLK_SYS>;
|
||
|
+ snps,ss_hcnt = <978>;
|
||
|
+ snps,ss_lcnt = <990>;
|
||
|
+ snps,fs_hcnt = <200>;
|
||
|
+ snps,fs_lcnt = <268>;
|
||
|
+ snps,fp_hcnt = <60>;
|
||
|
+ snps,fp_lcnt = <107>;
|
||
|
status = "disabled";
|
||
|
};
|
||
|
|
||
|
@@ -321,6 +333,12 @@
|
||
|
compatible = "snps,designware-i2c";
|
||
|
interrupts = <RP1_INT_I2C2 IRQ_TYPE_LEVEL_HIGH>;
|
||
|
clocks = <&rp1_clocks RP1_CLK_SYS>;
|
||
|
+ snps,ss_hcnt = <978>;
|
||
|
+ snps,ss_lcnt = <990>;
|
||
|
+ snps,fs_hcnt = <200>;
|
||
|
+ snps,fs_lcnt = <268>;
|
||
|
+ snps,fp_hcnt = <60>;
|
||
|
+ snps,fp_lcnt = <107>;
|
||
|
status = "disabled";
|
||
|
};
|
||
|
|
||
|
@@ -329,6 +347,12 @@
|
||
|
compatible = "snps,designware-i2c";
|
||
|
interrupts = <RP1_INT_I2C3 IRQ_TYPE_LEVEL_HIGH>;
|
||
|
clocks = <&rp1_clocks RP1_CLK_SYS>;
|
||
|
+ snps,ss_hcnt = <978>;
|
||
|
+ snps,ss_lcnt = <990>;
|
||
|
+ snps,fs_hcnt = <200>;
|
||
|
+ snps,fs_lcnt = <268>;
|
||
|
+ snps,fp_hcnt = <60>;
|
||
|
+ snps,fp_lcnt = <107>;
|
||
|
status = "disabled";
|
||
|
};
|
||
|
|
||
|
@@ -337,6 +361,12 @@
|
||
|
compatible = "snps,designware-i2c";
|
||
|
interrupts = <RP1_INT_I2C4 IRQ_TYPE_LEVEL_HIGH>;
|
||
|
clocks = <&rp1_clocks RP1_CLK_SYS>;
|
||
|
+ snps,ss_hcnt = <978>;
|
||
|
+ snps,ss_lcnt = <990>;
|
||
|
+ snps,fs_hcnt = <200>;
|
||
|
+ snps,fs_lcnt = <268>;
|
||
|
+ snps,fp_hcnt = <60>;
|
||
|
+ snps,fp_lcnt = <107>;
|
||
|
status = "disabled";
|
||
|
};
|
||
|
|
||
|
@@ -345,6 +375,12 @@
|
||
|
compatible = "snps,designware-i2c";
|
||
|
interrupts = <RP1_INT_I2C5 IRQ_TYPE_LEVEL_HIGH>;
|
||
|
clocks = <&rp1_clocks RP1_CLK_SYS>;
|
||
|
+ snps,ss_hcnt = <978>;
|
||
|
+ snps,ss_lcnt = <990>;
|
||
|
+ snps,fs_hcnt = <200>;
|
||
|
+ snps,fs_lcnt = <268>;
|
||
|
+ snps,fp_hcnt = <60>;
|
||
|
+ snps,fp_lcnt = <107>;
|
||
|
status = "disabled";
|
||
|
};
|
||
|
|
||
|
@@ -353,6 +389,12 @@
|
||
|
compatible = "snps,designware-i2c";
|
||
|
interrupts = <RP1_INT_I2C6 IRQ_TYPE_LEVEL_HIGH>;
|
||
|
clocks = <&rp1_clocks RP1_CLK_SYS>;
|
||
|
+ snps,ss_hcnt = <978>;
|
||
|
+ snps,ss_lcnt = <990>;
|
||
|
+ snps,fs_hcnt = <200>;
|
||
|
+ snps,fs_lcnt = <268>;
|
||
|
+ snps,fp_hcnt = <60>;
|
||
|
+ snps,fp_lcnt = <107>;
|
||
|
status = "disabled";
|
||
|
};
|
||
|
|