mirror of
https://github.com/openwrt/openwrt.git
synced 2024-12-30 18:47:06 +00:00
56 lines
1.2 KiB
Diff
56 lines
1.2 KiB
Diff
|
From 494532921aacb496529d544fedfdb3a7b43dfef0 Mon Sep 17 00:00:00 2001
|
||
|
From: Sebastian Reichel <sebastian.reichel@collabora.com>
|
||
|
Date: Tue, 9 Apr 2024 00:50:37 +0200
|
||
|
Subject: [PATCH] arm64: dts: rockchip: add lower USB3 port to rock-5b
|
||
|
|
||
|
Enable full support (XHCI, EHCI, OHCI) for the lower USB3 port from
|
||
|
Radxa Rock 5 Model B. The upper one is already supported.
|
||
|
|
||
|
Signed-off-by: Sebastian Reichel <sebastian.reichel@collabora.com>
|
||
|
Link: https://lore.kernel.org/r/20240408225109.128953-11-sebastian.reichel@collabora.com
|
||
|
Signed-off-by: Heiko Stuebner <heiko@sntech.de>
|
||
|
---
|
||
|
arch/arm64/boot/dts/rockchip/rk3588-rock-5b.dts | 17 +++++++++++++++++
|
||
|
1 file changed, 17 insertions(+)
|
||
|
|
||
|
--- a/arch/arm64/boot/dts/rockchip/rk3588-rock-5b.dts
|
||
|
+++ b/arch/arm64/boot/dts/rockchip/rk3588-rock-5b.dts
|
||
|
@@ -748,6 +748,14 @@
|
||
|
status = "okay";
|
||
|
};
|
||
|
|
||
|
+&u2phy1 {
|
||
|
+ status = "okay";
|
||
|
+};
|
||
|
+
|
||
|
+&u2phy1_otg {
|
||
|
+ status = "okay";
|
||
|
+};
|
||
|
+
|
||
|
&u2phy2 {
|
||
|
status = "okay";
|
||
|
};
|
||
|
@@ -767,6 +775,10 @@
|
||
|
status = "okay";
|
||
|
};
|
||
|
|
||
|
+&usbdp_phy1 {
|
||
|
+ status = "okay";
|
||
|
+};
|
||
|
+
|
||
|
&usb_host0_ehci {
|
||
|
status = "okay";
|
||
|
};
|
||
|
@@ -783,6 +795,11 @@
|
||
|
status = "okay";
|
||
|
};
|
||
|
|
||
|
+&usb_host1_xhci {
|
||
|
+ dr_mode = "host";
|
||
|
+ status = "okay";
|
||
|
+};
|
||
|
+
|
||
|
&usb_host2_xhci {
|
||
|
status = "okay";
|
||
|
};
|